Chosen-IV Correlation Power Analysis on KCipher-2 Hardware and a Masking-Based Countermeasure

被引:1
作者
Hibiki, Takafumi [1 ]
Homma, Naofumi [1 ]
Nakano, Yuto [2 ]
Fukushima, Kazuhide [2 ]
Kiyomoto, Shinsaku [2 ]
Miyake, Yutaka [2 ]
Aoki, Takafumi [1 ]
机构
[1] Tohoku Univ, GSIS, Sendai, Miyagi 9808579, Japan
[2] KDDI R&D Labs, Fujimino 3568502, Japan
关键词
side-channel attacks; KCipher-2; correlation power analysis; random masking; SIDE-CHANNEL ANALYSIS;
D O I
10.1587/transfun.E97.A.157
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a chosen-IV (Initial Vector) correlation power analysis on the international standard stream cipher KCipher-2 together with an effective countermeasure. First, we describe a power analysis technique which can reveal the secret key (initial key) of KCipher-2 and then evaluate the validity of the CPA with experiments using both FPGA and ASIC implementations of KCipher-2 processors. This paper also proposes a masking-based countermeasure against the CPA. The concept of the proposed countermeasure is to mask intermediate data which pass through the non-linear function part including integer addition, substitution functions, and internal registers L1 and L2. We design two types of masked integer adders and two types of masked substitution circuits in order to minimize circuit area and delay, respectively. The effectiveness of the countermeasure is demonstrated through an experiment on the same FPGA platform. The performance of the proposed method is evaluated through the ASIC fabricated by TSMC 65 nm CMOS process technology. In comparison with the conventional design, the design with the countermeasure can be achieved by the area increase of 1.6 times at most.
引用
收藏
页码:157 / 166
页数:10
相关论文
共 15 条
[1]  
Akkar M.-L., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P309
[2]   Correlation power analysis with a leakage model [J].
Brier, E ;
Clavier, C ;
Olivier, F .
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2004, PROCEEDINGS, 2004, 3156 :16-29
[3]  
Daemen Joan, 2020, Information Security and Cryptography, V2nd
[4]  
Ekdahl P, 2003, LECT NOTES COMPUT SC, V2595, P47
[5]  
Fischer W, 2007, LECT NOTES COMPUT SC, V4377, P257
[6]   Techniques for random masking in hardware [J].
Golic, Jovan Dj .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (02) :291-300
[7]  
Henricksen M, 2010, LECT NOTES COMPUT SC, V6168, P53, DOI 10.1007/978-3-642-14081-5_4
[8]  
Hibiki Takafumi, 2013, Constructive Side-Channel Analysis and Secure Design. 4th International Workshop, COSADE 2013. Revised Selected Papers. LNCS 7864, P169, DOI 10.1007/978-3-642-40026-1_11
[9]  
Kiyomoto S, 2007, SECRYPT 2007: PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY, P204
[10]  
Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388