A 0.4-4Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs

被引：6

作者：

Chang, KYK ^{[1
]}

Wei, J ^{[1
]}

Li, S ^{[1
]}

Li, YX ^{[1
]}

Donnelly, K ^{[1
]}

Huang, C ^{[1
]}

Sidiropoulos, S ^{[1
]}

机构：

[1] Rambus Inc, Los Altos, CA USA

来源：

2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2002年

关键词：

D O I：

10.1109/VLSIC.2002.1015054

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A quad high-speed transceiver cell is designed and implemented in 0.13mum CMOS technology. To achieve low jitter while maintaining low power consumption, dual on-chip regulators are used for each dual-loop PLL. The prototype chip demonstrates that the links can operate from 400Mb/s to 4Gb/s with a bit error rate < 10(-14). The quad cell consumes 390mW at 2.5Gb/s (95mW/link) under typical operating conditions with a 400mV output swing driving double terminated links.

引用

页码：88 / 91

页数：4

共 25 条

[21] A 28/56 Gb/s NRZ/PAM-4 dual-mode transceiver with 1/4 rate reconfigurable 4-tap FFE and half-rate slicer in a 28-nm CMOS
Yukun He
Zhao Yuan
Kanan Wang
Renjie Tang
Yunxiang He
Xian Chen
Zhengyang Ye
Xiaoyan Gui
Journal of Semiconductors, 2024, 45 (06) : 43 - 55
[22] 5-Gb/s and 10-GHz Center-Frequency Gaussian Monocycle Pulse Transmission Using 65-nm Logic CMOS With On-Chip Dipole Antenna and High-κ Interposer
Kubota, Shinichi
Toya, Akihiro
Sugitani, Takumi
Kikkawa, Takamaro
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (07): : 1193 - 1200
[23] A 64GHz Full-Duplex Transceiver Front-End with an On-Chip Multifeed Self-Interference-Canceling Antenna and an All-Passive Canceler Supporting 4Gb/s Modulation in One Antenna Footprint
Chi, Taiyun
Park, Jong Seok
Li, Sensen
Wang, Hua
2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 76 - +
[24] A 125 mW 8.5-11.5 Gb/s Serial Link Transceiver with a Dual Path 6-bit ADC/5-tap DFE Receiver and a 4-tap FFE Transmitter in 28 nm CMOS
Raghavan, Bharath
Varzaghani, Aida
Rao, Lakshmi
Park, Henry
Yang, Xiaochen
Huang, Zhi
Chen, Yu
Kattamuri, Rama
Wu, Chunhui
Zhang, Bo
Cao, Jun
Momtaz, Afshin
Kocaman, Namik
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
[25] A 1.1-pJ/b/Lane, 1.8-Tb/s Chiplet Using 113-Gb/s PAM-4 Transceiver With Equalization Strategy to Reduce Fractionally Spaced 0.5-UI ISI in 5-nm CMOS
Gangasani, G.
Mostafa, A.
Singh, A.
Storaska, D.
Prabakaran, D.
Mohammad, K.
Baecher, M.
Shannon, M.
Sorna, M.
Wielgos, M.
Jenkins, P.
Ramakrishna, P.
Shukla, U.
IEEE SOLID-STATE CIRCUITS LETTERS, 2025, 8 : 33 - 36

← 1 2 3 →