A 0.4-4Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs

被引：6

作者：

Chang, KYK ^{[1
]}

Wei, J ^{[1
]}

Li, S ^{[1
]}

Li, YX ^{[1
]}

Donnelly, K ^{[1
]}

Huang, C ^{[1
]}

Sidiropoulos, S ^{[1
]}

机构：

[1] Rambus Inc, Los Altos, CA USA

来源：

2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2002年

关键词：

D O I：

10.1109/VLSIC.2002.1015054

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A quad high-speed transceiver cell is designed and implemented in 0.13mum CMOS technology. To achieve low jitter while maintaining low power consumption, dual on-chip regulators are used for each dual-loop PLL. The prototype chip demonstrates that the links can operate from 400Mb/s to 4Gb/s with a bit error rate < 10(-14). The quad cell consumes 390mW at 2.5Gb/s (95mW/link) under typical operating conditions with a 400mV output swing driving double terminated links.

引用

页码：88 / 91

页数：4

共 25 条

[11] A 16/32Gb/s NRZ/PAM4 Receiver with Dual-Loop CDR and Threshold Voltage Calibration
Guo, Songhao
Ding, Li
Jin, Jing
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[12] A Four-Channel 32-Gb/s Transceiver With Current-Recycling Output Driver and On-Chip AC Coupling in 65-nm CMOS Process
Kim, Taeho
Jang, Sungchun
Kim, Sungwoo
Chu, Sang-Hyeok
Park, Jiheon
Jeong, Deog-Kyoon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (05) : 304 - 308
[13] A 1-4 gbps quad transceiver cell using PLL with gate current leakage compensator in 90nm CMOS
Frans, Y
Nguyen, N
Daly, B
Wang, YY
Kim, D
Bystrom, T
Olarte, D
Donnelly, K
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 134 - 137
[14] A Fully Integrated, Dual Channel, Flip Chip Packaged 113 GHz Transceiver in 28nm CMOS supporting an 80 Gb/s Wireless Link
Townley, Andrew
Baniasadi, Nima
Krishnamurthy, Sashank
Sideris, Constantine
Hajimiri, Ali
Alon, Elad
Niknejad, Ali
2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
[15] A 1.54 pJ/b 80 Gb/s D-Band 2-D Scalable Transceiver Array With On-Chip Antennas in 28-nm Bulk CMOS
Beshary, Hesham
Chen, Yikuan
Chou, Ethan
Niknejad, Ali M.
IEEE SOLID-STATE CIRCUITS LETTERS, 2025, 8 : 61 - 64
[16] A 50 Gb/s PAM-4 Transceiver With High-Swing Driver, Dual-Loop Analog Equalizer, and Integrator-Based Baud-Rate Linear CDR for Short-Reach Links
Sim, Jincheol
Sim, Changmin
Choi, Jonghyuck
Park, Seungwoo
Kim, Seongcheol
Kim, Chulwoo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,
[17] 160-Gb/s bidirectional parallel optical transceiver module for board-level interconnects using a single-chip CMOS IC
Doany, Fuad E.
Schow, Clint L.
Baks, Christian
Budd, Russell
Chang, Yin-Jung
Pepeljugoski, Petar
Schares, Laurent
Kuchta, Daniel
John, Richard
Kash, Jeffrey A.
Libsch, Frank
57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1256 - +
[18] A 4Gb/s CMOS fully-differiential analog dual delay locked loop clock/data recovery circuit
Mao, Z
Szymanski, TH
ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 559 - 562
[19] A 12-Gb/s serial link transceiver using dual-mode pulse amplitude modulation scheme in a 0.18-μm CMOS process
Mohabbatian, Neda
Hadidi, Khayrollah
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (02) : 487 - 504
[20] A 28/56 Gb/s NRZ/PAM-4 dual-mode transceiver with 1/4 rate reconfigurable 4-tap FFE and half-rate slicer in a 28-nm CMOS
He, Yukun
Yuan, Zhao
Wang, Kanan
Tang, Renjie
He, Yunxiang
Chen, Xian
Ye, Zhengyang
Gui, Xiaoyan
JOURNAL OF SEMICONDUCTORS, 2024, 45 (06)

← 1 2 3 →