Latency-insensitive design and central repetitive scheduling

被引:8
作者
Boucaron, Julien [1 ]
de Simone, Robert [1 ]
Millo, Jean-Vivien [1 ]
机构
[1] INRIA, Sophia Antipolis, France
来源
FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS | 2006年
关键词
D O I
10.1109/MEMCOD.2006.1695923
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The theory of latency-insensitive design (LID) was recently invented to cope with the tune closure problem. in otherwise synchronous circuits and programs. The idea is to allow the inception of arbitrarily fixed (integer) latencies for data/signals traveling along wires or communication media. Then mechanisms such as shell wrappers and relay-stations are introduced to "implement" the necessary back-pressure congestion control, so that data with shorter travel duration can safely await others with which they are to be consumed simultaneously by the same computing element. These mechanisms can themselves be efficiently represented as synchronous components in this global, asynchronously-spirited environment. Despite their efficient form, relay-stations and back-pressure mechanisms add complexity to a system whose behaviour is ultimately very repetitive. Indeed, the "slowest" data loops regulate the traffic and organize the traffic to their pace. This specific repetitive scheduling has been extensively studied in the past under the name of "Central Repetitive Problem", and results were established proving that so-called k-periodic optimal solutions could be achieved. But the "implementation" using typical synchronous circuit elements in the LID context was never worked out. We deal with these issues here, using explicit representation of schedules as periodic words on {0,1}(star) borrowed from the recently theory of N-synchronous systems.
引用
收藏
页码:175 / +
页数:3
相关论文
共 15 条
[1]  
Baccelli F, 1992, SYNCHRONIZATION LINE
[2]  
BENVENISTE C, 2003, IEEE INRIA IRISA
[3]  
BOUCARON J, 2005, FMGALS 05
[4]  
Boyer Francois R., 1998, P ICCD 98
[5]  
CARLONI, 1999, P 11 INT C COMP AID, P12
[6]  
Carloni L. P., 2001, IEEE T COMPUTER AIDE
[7]   Coping with latency in SOC design [J].
Carloni, LP ;
Sangiovanni-Vincentelli, AL .
IEEE MICRO, 2002, 22 (05) :24-35
[8]  
CARLONI LP, BEST ICAD
[9]  
Casu Mario R., 2004, DAC 2004
[10]  
CHRETIENNE JCP, 1988, PROBLEME ORDONNANCEM