Fast Digit-Set Conversion for Flexible Interval Representation System

被引：0

作者：

Worrasangasilpa, K. ^{[1
]}

Netrakom, P. ^{[1
]}

Surarerks, A. ^{[1
]}

机构：

[1] Chulalongkorn Univ, Fac Engn, Dept Comp Engn, ELITE, Bangkok, Thailand

来源：

2014 INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON) | 2014年

关键词：

Interval algebra; digit-set conversion; flexible interval representation system;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Many researches in computer arithmetic domain concerns how computational time can be speeded up. They focused on introducing high speed computing techniques. However, the computation may not always produce the exact value. Flexible interval representation system was introduced for solving such problems. Our previous work showed that addition in parallel can be performed in this system by considering the addition of odd and even digits separately. In this paper, we focus on how to improve the algorithm by reducing the number of addition steps. We propose a novel parallel digit-set conversion algorithm which can be used for performing addition together with the proof of correctness for flexible interval representation system.

引用

页数：4

共 50 条

[1] DIGIT-SET CONVERSIONS - GENERALIZATIONS AND APPLICATIONS
KORNERUP, P
IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (05) : 622 - 629
[2] Weighted two-valued digit-set encodings: Unifying efficient hardware representation schemes for redundant number systems
Jaberipur, G
Parhami, B
Ghodsi, M
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (07) : 1348 - 1357
[3] Stored-transfer representations with weighted digit-set encodings for ultrahigh-speed arithmetic
Jaberipur, G.
Parhami, B.
IET CIRCUITS DEVICES & SYSTEMS, 2007, 1 (01) : 100 - 110
[4] Flexible Interval Representation System In Negative Binary Base
Thienprapasith, Pipop
Surarerks, Athasit
2016 8TH INTERNATIONAL CONFERENCE ON KNOWLEDGE AND SMART TECHNOLOGY (KST), 2016, : 190 - 195
[5] On-line Multiplication on signed Flexible Interval Representation System
Taweepanyayote, Pakawadee
Surarerks, Athasit
2011 IEEE REGION 10 CONFERENCE TENCON 2011, 2011, : 1164 - 1169
[6] FAST DIGIT-PARALLEL CONVERSION OF SIGNED DIGIT INTO CONVENTIONAL REPRESENTATIONS
STOURAITIS, T
CHEN, C
ELECTRONICS LETTERS, 1991, 27 (11) : 964 - 965
[7] On-the-fly conversion from signed-digit number system into complement representation
Charoensiri, Veerasit
Surarerks, Athasit
2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, 2006, : 241 - +
[8] Bidirectional conversion to minimum signed-digit representation
Backenius, Erik
Sall, Erik
Gustafsson, Oscar
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2413 - +
[9] Digit set conversion by on-line finite automata
Surarerks, A
BULLETIN OF THE BELGIAN MATHEMATICAL SOCIETY-SIMON STEVIN, 2001, 8 (02) : 337 - 358
[10] On-line digit set conversion in real base
Frougny, C
THEORETICAL COMPUTER SCIENCE, 2003, 292 (01) : 221 - 235

← 1 2 3 4 5 →