共 38 条
[1]
Placement and routing in 3D integrated circuits
[J].
IEEE DESIGN & TEST OF COMPUTERS,
2005, 22 (06)
:520-531
[3]
BERGLAND GD, 1968, MATH COMPUT, V22, P275
[5]
Burns J., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P268, DOI 10.1109/ISSCC.2001.912632
[6]
Das S., 2004, GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSI, P338
[7]
Demystifying 3D ICs: The procs and cons of going vertical
[J].
IEEE DESIGN & TEST OF COMPUTERS,
2005, 22 (06)
:498-510
[8]
*DOUL RINGW HAMPSH, 2003, FIX STD VHDL FIX POI
[10]
HYBRID JOSEPHSON-CMOS FIFO
[J].
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY,
1995, 5 (02)
:2648-2651