High gain gate/body tied NMOSFET photo-detector on SOI substrate for low power applications

被引:8
|
作者
Zhang, WQ [1 ]
Chan, MS
Huang, R
Ko, PK
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Kowloon, Hong Kong, Peoples R China
[2] Peking Univ, Inst Microelect, Peking, Peoples R China
关键词
D O I
10.1016/S0038-1101(99)00260-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we report the performance of a novel photo-detector fabricated on an SOI substrate using a standard DTMOS process. The photo-detector is formed by connecting the NMOSFET gate and body. The gate-body terminal is left floating so that the potential can be modulated by illumination. The depletion region induced by the floating gate separates the optically generated electron-hole pairs in the direction perpendicular to the current. This increases the body potential and induces positive charges to the gate due to the gate/body tie. It results in further turn on of the NMOSFET and extra optical current. A wide signal range of more than six orders of magnitude and a maximum responsivity of 1.2 x 10(3) A/W have been obtained with an operating voltage as low as 0.2 V. The behavior of the device under scaling is also discussed. (C) 2000 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:535 / 540
页数:6
相关论文
共 50 条
  • [31] Optimization of π – Gate AlGaN/AlN/GaN HEMTs for Low Noise and High Gain Applications
    Khushwant Sehra
    Vandana Kumari
    Mridula Gupta
    Meena Mishra
    D. S. Rawal
    Manoj Saxena
    Silicon, 2022, 14 : 393 - 404
  • [32] SUBSTRATE-EMITTER MONOLITHIC INVERTED TRANSISTOR STRUCTURE FOR LOW-POWER HIGH-CURRENT-GAIN APPLICATIONS
    HRUBY, RJ
    DUNN, WR
    CRESS, SB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1971, SC 6 (03) : 115 - &
  • [33] A high speed and low power SOI inverter using active body-bias
    Gil, J
    Je, M
    Lee, J
    Shin, H
    SOLID-STATE ELECTRONICS, 1999, 43 (04) : 791 - 799
  • [34] A high speed and low power SOI inverter using active body-bias
    Gil, J
    Je, M
    Lee, J
    Shin, H
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 59 - 63
  • [35] Effect of gate length in InAs/AlSb HEMTs biased for low power or high gain
    Borg, Malin
    Lefebvre, Eric
    Malmkvist, Mikael
    Desplanque, Ludovic
    Wallart, Xavier
    Roelens, Yannick
    Dambrine, Gilles
    Cappy, Alain
    Bollaert, Sylvain
    Grahn, Jan
    SOLID-STATE ELECTRONICS, 2008, 52 (05) : 775 - 781
  • [36] High-quality inorganic–organic perovskite CH3NH3PbI3 single crystals for photo-detector applications
    Jianxu Ding
    Songjie Du
    Ying Zhao
    Xiaojun Zhang
    Zhiyuan Zuo
    Hongzhi Cui
    Xiaoyuan Zhan
    Yijie Gu
    Haiqing Sun
    Journal of Materials Science, 2017, 52 : 276 - 284
  • [37] HIGH-SPEED AND LOW-POWER N(+)-P(+) DOUBLE-GATE SOI CMOS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    SUGII, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 360 - 367
  • [38] Double gate dynamic threshold voltage (DGDT) SOI MOSFETs for low power high performance designs
    Wei, LQ
    Chen, ZP
    Roy, K
    1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 82 - 83
  • [39] Strained SOI technology for high-performance, low-power CMOS applications
    Takagi, S
    Mizuno, T
    Tezuka, T
    Sugiyama, N
    Numata, T
    Usuda, K
    Moriyama, Y
    Nakaharai, S
    Koga, J
    Tanabe, A
    Maeda, T
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 376 - +
  • [40] Vertically integrated SOI circuits for low-power and high-performance applications
    Wei, LQ
    Zhang, RT
    Roy, K
    Chen, ZP
    Janes, DB
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) : 351 - 362