A statistical background calibration technique for flash analog-to-digital converters

被引:0
作者
Huang, CC [1 ]
Wu, JT [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS | 2004年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new background calibration technique is described to digitally trim the input-referred offset voltage of comparators in a high-speed flash analog-to-digital converters. The polarity of comparator's offset is detected by observing the output code density of a random chopping comparator. Binary feedback is used to adjust the comparator's offset. All calibration processing is performed in the digital domain. thus minimizing the overhead for analog circuitry. Two key design parameters are the comparator's trimming step and the thresholds of a peak detector, which determine the offset's standard deviation and the time constant of the calibration loop.
引用
收藏
页码:125 / 128
页数:4
相关论文
共 9 条
  • [1] A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset trimming
    Choe, MJ
    Song, BS
    Bacrania, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) : 1781 - 1790
  • [2] Digital calibration incorporating redundancy of flash ADCs
    Flynn, MP
    Donovan, C
    Sattler, L
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (05) : 205 - 213
  • [3] A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration
    Jamal, SM
    Fu, DH
    Chang, NCJ
    Hurst, PJ
    Lewis, SH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) : 1618 - 1627
  • [4] Offset calibrating comparator array for 1.2-V, 6-bit, 4-gsample/s flash ADCs using 0.13-um generic CMOS technology
    Okada, H
    Hashimoto, Y
    Sakata, K
    Tsukada, T
    Ishibashi, K
    [J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 711 - 714
  • [5] Spatial filtering in flash A/D converters
    Pan, H
    Abidi, AA
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (08): : 424 - 436
  • [6] Stark H., 2002, Probability and Random Processes with Applications to Signal Processing, V3rd
  • [7] Tamba Y., 1999, IEEE INT SOL STAT CI, P324
  • [8] Speed-power-accuracy tradeoff in high-speed CMOS ADCs
    Uyttenhove, K
    Steyaert, MSJ
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2002, 49 (04): : 280 - 287
  • [9] A 2.5-V 12-b 54-Msample/s 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration
    van der Ploeg, H
    Hoogzaad, G
    Termeer, HAH
    Vertregt, M
    Roovers, RLJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) : 1859 - 1867