共 7 条
[1]
Silicon clean impact on 90nm CMOS devices performance
[J].
ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE,
2003,
:235-238
[2]
Validated 90nm CMOS technology platform with low-k copper interconnects for advanced system-on-chip (SoC)
[J].
PROCEEDING OF THE 2002 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING,
2002,
:157-162
[3]
A 250 mW class D design with direct battery hookup in a 90 nm process
[J].
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
2004,
:169-172
[4]
Lee SH, 2004, PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P291
[6]
Muggler P, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, P1036
[7]
PERCINI S, 2004, J SOLID STATE CIRCUI, V39, P1331