A Survey of Computer Architecture Simulation Techniques and Tools

被引:52
作者
Akram, Ayaz [1 ]
Sawalha, Lina [2 ]
机构
[1] Univ Calif Davis, Dept Comp Sci, Davis, CA 95616 USA
[2] Western Michigan Univ, Dept Elect & Comp Engn, Kalamazoo, MI 49008 USA
来源
IEEE ACCESS | 2019年 / 7卷
关键词
Computer architecture simulators; simulation techniques; validation; x86; simulators; simulators evaluation; FULL-SYSTEM; MULTIPROCESSORS; NETWORK; DESIGN; MODEL; RSIM;
D O I
10.1109/ACCESS.2019.2917698
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Computer architecture simulators play an important role in advancing computer architecture research. With wider research directions and the increased number of simulators that have been developed, it becomes harder to choose a particular simulator to use. This paper reviews the fundamentals of different computer architecture simulation techniques. It also surveys many computer architecture simulators and classifies them into different groups based on their simulation models. Comparing computer architecture simulators with each other and validating their accuracy have been demanding tasks for architects. In addition to providing a survey of computer architecture simulation tools, we measured the experimental error of six contemporary computer architecture simulators: gem5, MARSSx86, Multi2Sim, PTLsim, Sniper, and ZSim. We also performed a detailed comparison of these simulators based on other features such as flexibility and micro-architectural details. We believe that this paper will be a very useful resource for the computer architecture community especially for early-stage computer architecture and systems researchers to gain exposure to the existing architecture simulation options.
引用
收藏
页码:78120 / 78145
页数:26
相关论文
共 156 条
  • [21] The M5 simulator: Modeling networked systems
    Binkert, Nathan L.
    Dreslinski, Ronald G.
    Hsu, Lisa R.
    Lim, Kevin T.
    Saidi, Ali G.
    Reinhardt, Steven K.
    [J]. IEEE MICRO, 2006, 26 (04) : 52 - 60
  • [22] Calibration of microprocessor performance models
    Black, B
    Shen, JP
    [J]. COMPUTER, 1998, 31 (05) : 59 - 65
  • [23] BREWER EA, 1991, MITLCSTR516
  • [24] Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
  • [25] New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors
    Brooks, D
    Bose, P
    Srinivasan, V
    Gschwind, MK
    Emma, PG
    Rosenfield, MG
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (5-6) : 653 - 670
  • [26] Cabeza MLC, 1999, SIGCSE BULL, V31, P181
  • [27] Cain H. W., 2002, P WORKSH COMP ARCH E, V8, P1
  • [28] Carlson T. E., 2011, SC 11, P1, DOI [DOI 10.1145/2063384.2063454, 10.1145/2063384.2063454]
  • [29] An Evaluation of High-Level Mechanistic Core Models
    Carlson, Trevor E.
    Heirman, Wim
    Eyerman, Stijn
    Hur, Ibrahim
    Eeckhout, Lieven
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2014, 11 (03) : 127 - 151
  • [30] Catania V, 2015, IEEE INT CONF ASAP, P162, DOI 10.1109/ASAP.2015.7245728