Accelerating High Performance Computing Applications Using CPUs, GPUs, Hybrid CPU/GPU, and FPGAs

被引:10
作者
Liu, Bin [1 ]
Zydek, Dawid [1 ]
Selvaraj, Henry [2 ]
Gewali, Laxmi [3 ]
机构
[1] Idaho State Univ, Dept Elect Engn, Pocatello, ID 83209 USA
[2] Univ Nevada Las Vegas, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA
[3] Univ Nevada Las Vegas, Sch Comp Sci, Las Vegas, NV 89154 USA
来源
2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012) | 2012年
关键词
HPC; CPU; GPU; Hybrid CPU/GPU; FPGA;
D O I
10.1109/PDCAT.2012.34
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Most modern scientific research requires significant advanced modeling, simulation, and visualization. Due to the growing complexity of physical models, these research activities increasingly are requiring more and more High Performance Computing (HPC) resources and this trend is predicted to grow even stronger. Considering this growth in HPC applications, the traditional parallel computing model based solely on Central Processing Units (CPUs) is unable to meet the scientific needs of the researchers. HPC requirements are expected to reach exascale in this decade. There are several approaches to enhance and speed up HPC; some of the most promising involve hybrid solutions. In this paper, we describe existing state of hardware and accelerators for HPC. Such components include CPUs, Graphics Processing Units (GPU), and Field-Programmable Gate Arrays (FPGAs). Various hybrid implementations of these accelerators are presented and compared. Examples of the top supercomputers are included as well, together with their hardware configurations. Concluding this paper, we discuss our prediction of further HPC hardware trends in support of advanced modeling, simulation, and visualization.
引用
收藏
页码:337 / 342
页数:6
相关论文
共 29 条
[1]  
AMD Corporation, 2012, 6000 SER PROD BRIEF
[2]  
AMD Corporation, A SER PROC MOD NUMB
[3]  
AMD Corporation, FIRESTREAM 9350 9370
[4]  
[Anonymous], 2012, RED POW CONS INCR BA
[5]  
Barcelona Supercomputing Center, 2011, INT C HIGH PERF COMP
[6]   AMD FUSION APU: LLANO [J].
Branover, Alexander ;
Foley, Denis ;
Steinman, Maurice .
IEEE MICRO, 2012, 32 (02) :28-37
[7]   BULLDOZER: AN APPROACH TO MULTITHREADED COMPUTE PERFORMANCE [J].
Butler, Michael ;
Barnes, Leslie ;
Das Sarma, Debjit ;
Gelinas, Bob .
IEEE MICRO, 2011, 31 (02) :6-15
[8]   Accelerating large-scale HPC Applications using FPGAs [J].
Dimond, Rob ;
Racaniere, Sebastien ;
Pell, Oliver .
2011 20TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH-20), 2011, :191-192
[9]  
Gang Chen, 2009, 2009 1st International Conference on Information Science and Engineering (ICISE 2009), P238, DOI 10.1109/ICISE.2009.634
[10]   FROM GPGPU TO MANY-CORE: NVIDIA FERMI AND INTEL MANY INTEGRATED CORE ARCHITECTURE [J].
Heinecke, Alexander ;
Klemm, Michael ;
Bungartz, Hans-Joachim .
COMPUTING IN SCIENCE & ENGINEERING, 2012, 14 (02) :78-83