A Self-Balancing Five-Level Boosting Inverter With Reduced Components

被引:93
作者
Sandeep, N. [1 ]
Ali, Jagabar Sathik Mohamed [2 ]
Yaragatti, Udaykumar R. [1 ]
Vijayakumar, Krishnasamy [2 ]
机构
[1] Natl Inst Technol Karnataka, Dept Elect & Elect, Surathkal 575025, India
[2] SRM Inst Sci & Technol, Dept Elect & Elect, Chennai 603203, Tamil Nadu, India
关键词
Multilevel inverter (MLI); power quality; single stage; step up; CAPACITOR MULTILEVEL INVERTER; TOPOLOGY; IMPLEMENTATION; DESIGN; NUMBER; LEVEL;
D O I
10.1109/TPEL.2018.2889785
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Two-Stage boosting multilevel inverters (MLIs), which are highly suitable for photovoltaic power plants, are known to suffer because of the high voltage stress on the switches of second stage. One of the ways to confront this issue is through eliminating the front-end booster. However, this leads to increased structural and control complexity of the resulting integrated boosting MLI. This letter presents a single-stage boosting MLI requiring lesser number of switches, diodes, and capacitors for renewable power generation applications. It requires nine switches and only one capacitor for five-level voltage generation. The topology has inherent self-balancing capability, thereby does not need additional balancing circuitry. The proposed topology has a uniform peak inverse voltage stress on the switches of value equal to the input dc voltage. A less complicated logic-form-equations-based gating pulse generation scheme is designed for enabling the proposed MLI to maintain its capacitor voltage. Further, a comparative study with state-of-the-art topologies is carried out to demonstrate the superior performance of the proposed topology. Finally, the feasibility of the proposed topology is validated through experimental tests and the corresponding results are elucidated.
引用
收藏
页码:6020 / 6024
页数:5
相关论文
共 20 条
[1]  
Al-Haddad K, 2016, U.S. Patent, Patent No. [9,331,599, 9331599]
[2]   A New Boost Switched-Capacitor Multilevel Converter With Reduced Circuit Devices [J].
Barzegarkhoo, Reza ;
Moradzadeh, Majid ;
Zamiri, Elyas ;
Kojabadi, Hossein Madadi ;
Blaabjerg, Frede .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (08) :6738-6754
[3]   Generalized Structure for a Single Phase Switched-Capacitor Multilevel Inverter Using a New Multiple DC Link Producer With Reduced Number of Switches [J].
Barzegarkhoo, Reza ;
Kojabadi, Hossein Madadi ;
Zamiry, Elyas ;
Vosoughi, Naser ;
Chang, Liuchen .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (08) :5604-5617
[4]   A New Multilevel Inverter Topology With Self-Balancing Level Doubling Network [J].
Chattopadhyay, Sumit K. ;
Chakraborty, Chandan .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (09) :4622-4631
[5]   An Enhanced Single-Phase Step-Up Five-Level Inverter [J].
Gao, Fei .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (12) :8024-8030
[6]   Multilevel Inverter Topologies With Reduced Device Count: A Review [J].
Gupta, Krishna Kumar ;
Ranjan, Alekh ;
Bhatnagar, Pallavee ;
Sahu, Lalit Kumar ;
Jain, Shailendra .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (01) :135-151
[7]   A Flying-Capacitor-Clamped Five-Level Inverter Based on Bridge Modular Switched-Capacitor Topology [J].
He, Liangzong ;
Cheng, Chen .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2016, 63 (12) :7814-7822
[8]   An Optimized Three-Phase Multilevel Inverter Topology With Separate Level and Phase Sequence Generation Part [J].
Hota, Arpan ;
Jain, Sachin ;
Agarwal, Vivek .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (10) :7414-7418
[9]   Recent Advances and Industrial Applications of Multilevel Converters [J].
Kouro, Samir ;
Malinowski, Mariusz ;
Gopakumar, K. ;
Pou, Josep ;
Franquelo, Leopoldo G. ;
Wu, Bin ;
Rodriguez, Jose ;
Perez, Marcelo A. ;
Leon, Jose I. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2553-2580
[10]   Hybrid Cascaded Multilevel Inverter (HCMLI) With Improved Symmetrical 4-Level Submodule [J].
Lee, Sze Sing ;
Sidorov, Michail ;
Lim, Chee Shen ;
Idris, Nik Rumzi Nik ;
Heng, Yeh En .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (02) :932-935