A genetic algorithm for the optimisation of a reconfigurable pipelined FFT processor

被引：0

作者：

Sulaiman, N ^{[1
]}

Arslan, T ^{[1
]}

机构：

[1] Univ Edinburgh, Dept Elect & Elect Engn, Edinburgh EH8 9YL, Midlothian, Scotland

来源：

2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes the optimisation of the word length in a 16-point radix-4 reconfigurable pipelined Fast Fourier Transform (FFT) based receiver device. Two forms of optimisation; input data optimisation and FFT coefficients optimisation are investigated in this paper. The word length for input data and FFT coefficients are initially set to 16-bits. A Genetic Algorithm (GA) is then used to find the optimal word length for the input data and FFT coefficients while satisfying functionality constraints. The GA is able to determine an optimised word length down to 10 bits for input data and 8 bits for the FFT coefficients.

引用

页码：104 / 108

页数：5

共 50 条

[41] FPGA implementation of Hilbert Transform via Radix-22 Pipelined FFT Processor [J].

Rani, Archna ;

Verma, Ram Mohan ;

Jaiswal, Saurabh .

2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,

[42] A triple port ram based low power commutator architecture for a pipelined FFT processor [J].

Hasan, M ;

Arslan, T .

PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, :353-356

[43] A VLSI-Oriented FFT Algorithm and Its Pipelined Design [J].

Fan, Xin .

ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, :414-417

[44] An indexed-scaling pipelined FFT processor for OFDM-based WPAN applications [J].

Chen, Yuan ;

Tsao, Yu-Chi ;

Lin, Yu-Wei ;

Lin, Chin-Hung ;

Lee, Chen-Yi .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (02) :146-150

[45] High Speed FFT Processor Design using Radix-24 Pipelined Architecture [J].

Badar, Swapnil ;

Dandekar, D. R. .

2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, :1050-1055

[46] POWER OPTIMIZATION FOR THE DATAPATH OF A 32-BIT RECONFIGURABLE PIPELINED DSP PROCESSOR [J].

Han Liang Chen Jie Chen Xiaodong Institute of Microelectronics Chinese Academy of Sciences Beijing China .

Journal of Electronics, 2005, (06)

[47] An efficient FFT a algorithm for superscalar and VLIW processor architectures [J].

Basoglu, C ;

Lee, W ;

Kim, Y .

REAL-TIME IMAGING, 1997, 3 (06) :441-453

[48] POWER OPTIMIZATION FOR THE DATAPATH OF A 32-BIT RECONFIGURABLE PIPELINED DSP PROCESSOR [J].

Han Liang Chen Jie Chen Xiaodong (Institute of Microelectronics .

Journal of Electronics(China), 2005, (06) :84-91

[49] FPGA Implementation of FFT Processor Using Vedic Algorithm [J].

More, Tushar V. ;

Panat, Ashish R. .

2013 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2013, :22-26

[50] An Efficient FPGA Architecture for Reconfigurable FFT Processor Incorporating an Integration of an Improved CORDIC and Radix-2(R) Algorithm [J].

Kavitha, M. S. ;

Rangarajan, P. .

CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (11) :5801-5829

← 1 2 3 4 5 →