A genetic algorithm for the optimisation of a reconfigurable pipelined FFT processor

被引：0

作者：

Sulaiman, N ^{[1
]}

Arslan, T ^{[1
]}

机构：

[1] Univ Edinburgh, Dept Elect & Elect Engn, Edinburgh EH8 9YL, Midlothian, Scotland

来源：

2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes the optimisation of the word length in a 16-point radix-4 reconfigurable pipelined Fast Fourier Transform (FFT) based receiver device. Two forms of optimisation; input data optimisation and FFT coefficients optimisation are investigated in this paper. The word length for input data and FFT coefficients are initially set to 16-bits. A Genetic Algorithm (GA) is then used to find the optimal word length for the input data and FFT coefficients while satisfying functionality constraints. The GA is able to determine an optimised word length down to 10 bits for input data and 8 bits for the FFT coefficients.

引用

页码：104 / 108

页数：5

共 50 条

[31] Recursive Pipelined Genetic Propagation for Bilevel Optimisation
Shao, Shengjia
Guo, Liucheng
Guo, Ce
Chau, Thomas C. P.
Thomas, David B.
Luk, Wayne
Weston, Stephen
2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
[32] Low power pipelined radix-2 FFT processor for speech recognition
Wu, Gin-Der
Lei, Ying
PROCEEDINGS OF THE 2006 IEEE/SMC INTERNATIONAL CONFERENCE ON SYSTEM OF SYSTEMS ENGINEERING, 2006, : 280 - +
[33] COMPUTATION ALGORITHM AND ARCHITECTURE OF A SUPERFAST FFT PROCESSOR
KRAVCHENKO, VF
GORSHKOV, AS
MEASUREMENT TECHNIQUES USSR, 1992, 35 (01): : 19 - 24
[34] On the search for effective spare arrangement of reconfigurable processor arrays using genetic algorithm
Shigei, N
Miyajima, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (09) : 1898 - 1901
[35] Pipelined Structure Based on Radix-22 FFT Algorithm
Bi, Guoan
Li, Gang
2011 6TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2011, : 2530 - 2533
[36] Radix-22 Based Low Power Reconfigurable FFT Processor
Wu, Gin-Der
Liu, Yi-Ming
ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 1123 - 1127
[37] A low-area dynamic reconfigurable MDC FFT processor design
Lee, Trong-Yen
Huang, Chi-Han
Chen, Wei-Cheng
Liu, Min-Jea
MICROPROCESSORS AND MICROSYSTEMS, 2016, 42 : 227 - 234
[38] Reconfigurable FPGA-Based FFT Processor for Cognitive Radio Applications
Ferreira, Mario Lopes
Barahimi, Amin
Ferreira, Joao Canas
APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 223 - 232
[39] The Design and Implementation of High Speed Hybrid Radices Reconfigurable FFT Processor
Yuan, Qiao
Zhang, Huajian
Song, Yukun
Li, Chongyang
Liu, Xueyi
Yan, Zheng
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[40] A study of dynamic reconfigurable FFT processor for OFDM based cognitive radio
Nishi, Kazuto
Yoshizawa, Shingo
Miyanaga, Yoshikazu
2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, 2007, : 1507 - 1510

← 1 2 3 4 5 →