A genetic algorithm for the optimisation of a reconfigurable pipelined FFT processor

被引:0
|
作者
Sulaiman, N [1 ]
Arslan, T [1 ]
机构
[1] Univ Edinburgh, Dept Elect & Elect Engn, Edinburgh EH8 9YL, Midlothian, Scotland
来源
2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS | 2004年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the optimisation of the word length in a 16-point radix-4 reconfigurable pipelined Fast Fourier Transform (FFT) based receiver device. Two forms of optimisation; input data optimisation and FFT coefficients optimisation are investigated in this paper. The word length for input data and FFT coefficients are initially set to 16-bits. A Genetic Algorithm (GA) is then used to find the optimal word length for the input data and FFT coefficients while satisfying functionality constraints. The GA is able to determine an optimised word length down to 10 bits for input data and 8 bits for the FFT coefficients.
引用
收藏
页码:104 / 108
页数:5
相关论文
共 50 条
  • [21] Single channel pipelined variable-length FFT processor design
    Wang, Jiale
    Xie, Yizhuang
    Yang, Chen
    JOURNAL OF ENGINEERING-JOE, 2019, 2019 (21): : 7709 - 7712
  • [22] A pipelined area-efficient and high-speed reconfigurable processor for floating-point FFT/IFFT and DCT/IDCT computations
    Wang, Mingyu
    Wang, Fang
    Wei, Shaojun
    Li, Zhaolin
    MICROELECTRONICS JOURNAL, 2016, 47 : 19 - 30
  • [23] Area Efficient Complex Floating Point Multiplier for Reconfigurable FFT/IFFT Processor Based on Vedic Algorithm
    Thakare, L. P.
    Deshmukh, A. Y.
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND VIRTUALIZATION (ICCCV) 2016, 2016, 79 : 434 - 440
  • [24] Configurable FFT Processor Using Dynamically Reconfigurable Resource Arrays
    Shami, Muhammad Ali
    Tajammul, Muhammad Adeel
    Hemani, Ahmed
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2019, 91 (05): : 459 - 473
  • [25] ASIC design of low-power reconfigurable FFT processor
    Liu, Guihua
    Feng, Quanyuan
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 44 - 47
  • [26] Dynamically Reconfigurable FFT Processor for Flexible OFDM Baseband Processing
    Ferreira, Mario Lopes
    Barahimi, Amin
    Ferreira, Joao Canas
    2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
  • [27] VLSI design of an efficient reconfigurable FFT processor and its application
    Xiao, Hao
    Xiang, Bo
    Chen, Yun
    Zeng, Xiaoyang
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (02): : 209 - 213
  • [28] An Improved FFT Architecture Optimized for Reconfigurable Application Specified Processor
    Han, Feng
    Li, Li
    Wang, Kun
    Feng, Fan
    Pan, Hongbing
    Yu, Dong
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [29] Configurable FFT Processor Using Dynamically Reconfigurable Resource Arrays
    Muhammad Ali Shami
    Muhammad Adeel Tajammul
    Ahmed Hemani
    Journal of Signal Processing Systems, 2019, 91 : 459 - 473
  • [30] Area-Efficient Pipelined FFT Processor for Zero-Padded Signals
    Jung, Yongchul
    Cho, Jaechan
    Lee, Seongjoo
    Jung, Yunho
    ELECTRONICS, 2019, 8 (12)