共 50 条
- [21] Single channel pipelined variable-length FFT processor design JOURNAL OF ENGINEERING-JOE, 2019, 2019 (21): : 7709 - 7712
- [22] A pipelined area-efficient and high-speed reconfigurable processor for floating-point FFT/IFFT and DCT/IDCT computations MICROELECTRONICS JOURNAL, 2016, 47 : 19 - 30
- [23] Area Efficient Complex Floating Point Multiplier for Reconfigurable FFT/IFFT Processor Based on Vedic Algorithm PROCEEDINGS OF INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND VIRTUALIZATION (ICCCV) 2016, 2016, 79 : 434 - 440
- [24] Configurable FFT Processor Using Dynamically Reconfigurable Resource Arrays JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2019, 91 (05): : 459 - 473
- [25] ASIC design of low-power reconfigurable FFT processor ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 44 - 47
- [26] Dynamically Reconfigurable FFT Processor for Flexible OFDM Baseband Processing 2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
- [27] VLSI design of an efficient reconfigurable FFT processor and its application Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (02): : 209 - 213
- [28] An Improved FFT Architecture Optimized for Reconfigurable Application Specified Processor PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
- [29] Configurable FFT Processor Using Dynamically Reconfigurable Resource Arrays Journal of Signal Processing Systems, 2019, 91 : 459 - 473