FPGA Implementation of a Linear Systolic Array for Speech Recognition Based on HMM

被引：3
|
作者：
Mosleh, Mohammad [1 ]
Setayeshi, Saeed [2 ]
Lotfinejad, M. Mehdi [1 ]
Mirshekari, Ali [1 ]
机构：
[1] Islamic Azad Univ, Dezful Branch, Dezful, Iran
[2] Amirkabir Univ, Tehran, Iran
来源：
2010 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND AUTOMATION ENGINEERING (ICCAE 2010), VOL 3 | 2010年
关键词：
Speech Recognition; Hidden Markov Model (HMM); Systolic Array; FPGA;
D O I：
10.1109/ICCAE.2010.5451202
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The history of speech recognition refers to some decades ago. Speech recognition performs by using a number of complicated algorithms. Real-time and rapid execution of these algorithms is very important. In this paper, a linear systolic architecture is proposed which can execute speech recognition algorithms based on Hidden Markov Model (HMM) in parallel and pipeline forms. The proposed architecture is very regular, consisting of a set of identical and simple processor elements, which are connected together locally. In order to evaluate the proposed architecture, it has been designed by using VHDL code and synthesized on FPGA (Vertix2p) running at 320.546 MHZ.
引用
收藏
页码：75 / 78
页数：4
相关论文
共 50 条
  • [21] A reconfigurable HexCell-based systolic array architecture for evolvable hardware on FPGA
    Hussein, Fady
    Daoud, Luka
    Rafla, Nader
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 74 (74)
  • [22] A Truly Two-Dimensional Systolic Array FPGA Implementation of QR Decomposition
    Wang, Xiaojun
    Leeser, Miriam
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2009, 9 (01) : 3
  • [23] English Language Speech Recognition using MFCC and HMM
    Naithani, Kanchan
    Thakkar, V. M.
    Semwal, Ashish
    2018 IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN INTELLIGENT AND COMPUTING IN ENGINEERING (RICE III), 2018,
  • [24] HMM Adaptation using Statistical Linear Approximation for Robust Automatic Speech Recognition
    Berkovitch, Michael
    Shallom, Ilan D.
    INTERSPEECH 2008: 9TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION 2008, VOLS 1-5, 2008, : 1301 - 1304
  • [25] Acoustic Coprocessor for HMM based Embedded Speech Recognition Systems
    Bapat, Ojas A.
    Fastow, Richard M.
    Olson, Jens
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2013, 59 (03) : 629 - 633
  • [26] Resource and performance evaluations of fixed point QRD-RLS systolic array through FPGA implementation
    Yokoyama, Yoshiaki
    Kim, Minseok
    Arai, Hiroyuki
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2008, E91B (04) : 1068 - 1075
  • [27] Design and Development of Speech Recognition System Based on HMM Algorithm
    Xu Zhengru
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (ICCSE 2017), 2017, 81 : 124 - 128
  • [28] Modified Viterbi Scoring for HMM-Based Speech Recognition
    Jo, Jihyuck
    Kim, Han-Gyu
    Park, In-Cheol
    Jung, Bang Chul
    Yoo, Hoyoung
    INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2019, 25 (02) : 351 - 358
  • [29] On Speech Recognition Access Control System Based on HMM/ANN
    Li Bo
    Wang Dong-xia
    Zou De-jun
    Hu Tie-sen
    ICCSIT 2010 - 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 2, 2010, : 682 - 686
  • [30] FPGA Implementation of Cycle-Reduced Diagonal Data Flow Systolic Array for Edge Device AI
    Seong, Gyubin
    Park, Jong Kang
    Kim, Jong Tae
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 99 - 100
12345