COMPARATOR DESIGN FOR LOW POWER HIGH SPEED FLASH ADC-A REVIEW

被引：0
|
作者：
Chacko, Litty [1 ]
Varghese, George Tom [1 ]
机构：
[1] St Josephs Coll Engn & Technol, Elect & Commun Engn, Palai, Kerala, India
来源：
PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019) | 2019年
关键词：
Flash ADC; Comparator; Clock gating; Power dissipation;
D O I：
10.1109/iccmc.2019.8819762
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Analog to Digital Converters play a significant role in the semiconductor industry. Due to the advancements in the field of wireless technology, ADCs are widely used to convert the analog signals to the digital format. Different types of ADCs are available and among these, flash ADCs are the fastest and so they are used for large bandwidth applications. Resistor ladder, comparator and encoder are the building blocks of flash ADC. Comparator section has a direct impact on the overall performance of ADC. So this paper compares various comparator topologies and finally a suitable design for flash ADC is suggested.
引用
收藏
页码：869 / 872
页数：4
相关论文
共 50 条
  • [41] Implementation of Low Power Flash ADC By Reducing Comparators
    Megha, R.
    Pradeepkumar, K. A.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [42] Design of High Speed and Low Offset SR Latch Based Dynamic Comparator
    Bandla, Kasi
    Krishnan, A. Hari
    Sethi, Sourabh
    Pal, Dipankar
    2020 IEEE REGION 10 SYMPOSIUM (TENSYMP) - TECHNOLOGY FOR IMPACTFUL SUSTAINABLE DEVELOPMENT, 2020, : 52 - 55
  • [43] Design Development & Performance Analysis of High Speed comparator for Reconfigurable &USIGMA;Δ ADC with 180 nm TSMC technology
    Palagiri, HarshaVardhini
    Makkena, MadhaviLatha
    KrishnaReddyChantigari
    2013 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING TECHNOLOGIES (ICACT), 2013,
  • [44] A novel low power high speed BEC for 2GHz sampling rate Flash ADC in 45nm technology
    Hussain, Sarfraz
    Kumar, Rajesh
    Trivedi, Gaurav
    2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 133 - 138
  • [45] Design of Low-Power 3-Bit CMOS Flash ADC for Aerospace Applications
    Nidhi, N.
    Kumari, M.
    Prasad, D.
    Pandey, A.
    Solanki, S. S.
    Kumar, A.
    Thakur, K. K.
    Nath, V.
    PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATION SYSTEMS, MCCS 2018, 2019, 556 : 585 - 594
  • [46] Design of a Novel High Speed and Low kick back noise Dynamic Latch Comparator
    Yousefi, Hamide
    Mirsanei, Seyed Mehdi
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 1806 - 1810
  • [47] Low Power 3-Bit Flash ADC Design with Leakage Power Reduction at 45 nm Technology
    Ubhi, Jagpal Singh
    Tomar, Akash
    Kumar, Mukesh
    2018 8TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST 2018), 2018, : 280 - 287
  • [48] Implementation of Low Power Programmable Flash ADC Using IDUDGMOSFET
    Mukherjee, Sagar
    Dutta, Arka
    Roy, Swarnil
    Sarkar, Chandan Kumar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (07) : 844 - 848
  • [49] Ultra Low Power Flash ADC for UWB Transceiver Applications
    Masoumi, Mohammad
    Markert, Erik
    Heinkel, Ulrich
    Gielen, Georges
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 41 - +
  • [50] An optimized analog layout for a Low Power 3-bit flash type ADC modified with the CMOS inverter based comparator designs
    Department of Electronics and Telecommunication Engineering, Jadavpur University, Kolkata, W. Bengal, India
    不详
    Proc. IEEE Int. Conf. Circuit, Power Comput. Technol., ICCPCT, 2013, (736-740): : 736 - 740
12345