COMPARATOR DESIGN FOR LOW POWER HIGH SPEED FLASH ADC-A REVIEW

被引：0

作者：

Chacko, Litty ^{[1
]}

Varghese, George Tom ^{[1
]}

机构：

[1] St Josephs Coll Engn & Technol, Elect & Commun Engn, Palai, Kerala, India

来源：

PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019) | 2019年

关键词：

Flash ADC; Comparator; Clock gating; Power dissipation;

D O I：

10.1109/iccmc.2019.8819762

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Analog to Digital Converters play a significant role in the semiconductor industry. Due to the advancements in the field of wireless technology, ADCs are widely used to convert the analog signals to the digital format. Different types of ADCs are available and among these, flash ADCs are the fastest and so they are used for large bandwidth applications. Resistor ladder, comparator and encoder are the building blocks of flash ADC. Comparator section has a direct impact on the overall performance of ADC. So this paper compares various comparator topologies and finally a suitable design for flash ADC is suggested.

引用

页码：869 / 872

页数：4

共 50 条

[41] Low Power Design of a Two Bit Mangitude Comparator for High Speed Operation
Hasan, Mehedi
Saha, Uttam Kumar
Hossain, Muhammad Saddam
Biswas, Parag
Hossein, Md. Jobayer
Dipto, Md. Ashik Zafar
2019 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI - 2019), 2019,
[42] High Resolution, High Speed and Low Power Comparator for High Speed ADCs
Singh, Wazir
Sharma, Rashmi
2015 INTERNATIONAL CONFERENCE ON SOFT COMPUTING TECHNIQUES AND IMPLEMENTATIONS (ICSCTI), 2015,
[43] Clocked Low Power High Speed Regenerative Comparator
Dastagiri, N. Bala
Babulu, K.
2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
[44] Low power high speed switched current comparator
Sun, Y.
Wang, Y. S.
Lai, F. C.
MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, 2007, : 305 - 308
[45] Design of low power current-mode flash ADC
Bhat, MS
Rekha, S
Jamadagni, HS
TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : D241 - D244
[46] Design of a Dynamic ADC Comparator with Low Power and Low Delay Time for IoT Application
Nejadhasan, Sajad
Mehrabi-Moghadam, Zahra
Abiri, Ebrahim
Salehi, Mohammad Reza
WIRELESS PERSONAL COMMUNICATIONS, 2022, 123 (02) : 1573 - 1591
[47] Design of a Dynamic ADC Comparator with Low Power and Low Delay Time for IoT Application
Sajad Nejadhasan
Zahra Mehrabi-Moghadam
Ebrahim Abiri
Mohammad Reza Salehi
Wireless Personal Communications, 2022, 123 : 1573 - 1591
[48] Design of a Low Power, Variable-Resolution Flash ADC
Veeramachanen, Sreehari
Kumar, A. Mahesh
Tummala, Venkat
Srinivas, M. B.
22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 117 - 122
[49] A 40GS/s Low-power BiCMOS Comparator for Ultra-High Speed ADC
He WenWei
Meng Qiao
2014 9TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2014, : 934 - 937
[50] Design and Analysis of Low-Power High-Speed Clocked Digital Comparator
Thakre, Sameer
Srivastava, Pankaj
2015 GLOBAL CONFERENCE ON COMMUNICATION TECHNOLOGIES (GCCT), 2015, : 638 - 642

← 1 2 3 4 5 →