COMPARATOR DESIGN FOR LOW POWER HIGH SPEED FLASH ADC-A REVIEW

被引：0
|
作者：
Chacko, Litty [1 ]
Varghese, George Tom [1 ]
机构：
[1] St Josephs Coll Engn & Technol, Elect & Commun Engn, Palai, Kerala, India
来源：
PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019) | 2019年
关键词：
Flash ADC; Comparator; Clock gating; Power dissipation;
D O I：
10.1109/iccmc.2019.8819762
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Analog to Digital Converters play a significant role in the semiconductor industry. Due to the advancements in the field of wireless technology, ADCs are widely used to convert the analog signals to the digital format. Different types of ADCs are available and among these, flash ADCs are the fastest and so they are used for large bandwidth applications. Resistor ladder, comparator and encoder are the building blocks of flash ADC. Comparator section has a direct impact on the overall performance of ADC. So this paper compares various comparator topologies and finally a suitable design for flash ADC is suggested.
引用
收藏
页码：869 / 872
页数：4
相关论文
共 50 条
  • [21] Design and Analysis of Low Power and High-Speed Dynamic Comparator with Transconductance Enhanced in Latching Stage for ADC Application
    Yadav, Anurag
    Wairya, Subodh
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (11)
  • [22] High-speed low-power sense comparator for multilevel flash memories
    Pierin, A
    Gregori, S
    Khouri, O
    Micheloni, R
    Torelli, G
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 759 - 762
  • [23] Low-power high-speed current comparator design
    Banks, D.
    Toumazou, C.
    ELECTRONICS LETTERS, 2008, 44 (03) : 171 - U2
  • [24] Low Power High Speed Comparator Design for Neural Recording Application
    Joshi, Shraddha
    Gugulothu, Somulu
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 529 - 532
  • [25] Design and Implementation of a Low-Power, High-Speed Comparator
    Deepika, V.
    Singh, Sangeeta
    2ND INTERNATIONAL CONFERENCE ON NANOMATERIALS AND TECHNOLOGIES (CNT 2014), 2015, 10 : 314 - 322
  • [26] Reduced comparator high speed low power ADC using 90 nm CMOS technology
    Goswami, Manish
    Varma, Dharmendra Mani
    Saloni
    Singh, B. R.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 267 - 278
  • [27] Reduced comparator high speed low power ADC using 90 nm CMOS technology
    Manish Goswami
    Dharmendra Mani Varma
    B. R. Saloni
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 267 - 278
  • [28] Design of Low Power and Improved tlatch Comparator for SAR ADC
    Sharuddin, Iffa
    Lee, L.
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 631 - 634
  • [29] Design of low power comparator-reduced hybrid ADC
    Molaei, Hasan
    Hajsadeghi, Khosrow
    Khorami, Ata
    MICROELECTRONICS JOURNAL, 2018, 79 : 79 - 90
  • [30] Design of a Two-Step Low-Power and High-Speed CMOS Flash ADC Architecture
    Kumar, Sumit
    Ch, Nagesh
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
12345