COMPARATOR DESIGN FOR LOW POWER HIGH SPEED FLASH ADC-A REVIEW

被引：0

作者：

Chacko, Litty ^{[1
]}

Varghese, George Tom ^{[1
]}

机构：

[1] St Josephs Coll Engn & Technol, Elect & Commun Engn, Palai, Kerala, India

来源：

PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019) | 2019年

关键词：

Flash ADC; Comparator; Clock gating; Power dissipation;

D O I：

10.1109/iccmc.2019.8819762

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Analog to Digital Converters play a significant role in the semiconductor industry. Due to the advancements in the field of wireless technology, ADCs are widely used to convert the analog signals to the digital format. Different types of ADCs are available and among these, flash ADCs are the fastest and so they are used for large bandwidth applications. Resistor ladder, comparator and encoder are the building blocks of flash ADC. Comparator section has a direct impact on the overall performance of ADC. So this paper compares various comparator topologies and finally a suitable design for flash ADC is suggested.

引用

页码：869 / 872

页数：4

共 50 条

[21] Review on Comparator Design for High Speed ADCs
Donadkar, Dinanath N.
Bhandari, Sheetal U.
1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 974 - 978
[22] A Low-Power Reduced Kick-Back Comparator with Improved Calibration for High-Speed Flash ADCs
Torfs, Guy
Li, Zhisheng
Bauwelinck, Johan
Yin, Xin
Vandewege, Jan
Van Der Plas, Geert
IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (10): : 1328 - 1330
[23] Switched Inverter Comparator based 0.5 V Low Power 6 bit Flash ADC
Komar, Rajeev
Bhat, M. S.
Laxminidhi, T.
2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, : 613 - 617
[24] Order Statistics Based Low-power Flash ADC with On-chip Comparator Selection
Kitamura, Takehiro
Islam, Mahfuzul
Hisakado, Takashi
Wada, Osami
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2022, E105 (08)
[25] Order Statistics Based Low-Power Flash ADC with On-Chip Comparator Selection
Kitamura, Takehiro
Islam, Mahfuzul
Hisakado, Takashi
Wada, Osami
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2022, E105A (11) : 1450 - 1457
[26] A 40GS/s Low-power BiCMOS Comparator for Ultra-High Speed ADC
He WenWei
Meng Qiao
2014 9TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2014, : 934 - 937
[27] Design of high speed and low power 4-bit comparator using FGMOS
Gupta, Roshani
Gupta, Rockey
Sharma, Susheel
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2017, 76 : 125 - 131
[28] DESIGN OF A LOW-POWER HIGH-SPEED COMPARATOR IN 0.13μm CMOS
Fouzy, B. B. A.
Reaz, M. B. I.
Bhuiyan, M. A. S.
Badal, M. T. I.
Hashim, F. H.
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 289 - 292
[29] Design of a Low-Power and Low-Area 8-Bit Flash ADC Using a Double-Tail Comparator on 180 nm CMOS Process
Thai, Hong-Hai
Pham, Cong-Kha
Le, Duc-Hung
SENSORS, 2023, 23 (01)
[30] A Low Power, High Speed, IF Range Flash Type ADC designed with the concept of TMCC and Binary Counter
Mukherjee, Sagar
Saha, Dipankar
Mostafa, Posiba
Saha, Deepon
Chatterjee, Sayan
Sarkar, C. K.
2012 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2012, : 92 - 97

← 1 2 3 4 5 →