COMPARATOR DESIGN FOR LOW POWER HIGH SPEED FLASH ADC-A REVIEW

被引：0

作者：

Chacko, Litty ^{[1
]}

Varghese, George Tom ^{[1
]}

机构：

[1] St Josephs Coll Engn & Technol, Elect & Commun Engn, Palai, Kerala, India

来源：

PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019) | 2019年

关键词：

Flash ADC; Comparator; Clock gating; Power dissipation;

D O I：

10.1109/iccmc.2019.8819762

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Analog to Digital Converters play a significant role in the semiconductor industry. Due to the advancements in the field of wireless technology, ADCs are widely used to convert the analog signals to the digital format. Different types of ADCs are available and among these, flash ADCs are the fastest and so they are used for large bandwidth applications. Resistor ladder, comparator and encoder are the building blocks of flash ADC. Comparator section has a direct impact on the overall performance of ADC. So this paper compares various comparator topologies and finally a suitable design for flash ADC is suggested.

引用

页码：869 / 872

页数：4

共 50 条

[1] DESIGN OF LOW POWER HIGH-SPEED SAR ADC-A REVIEW
Devitha, P. S.
George, Anuja
PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), 2019, : 864 - 868
[2] Design of High-Speed and Low-Power Comparator in Flash ADC
Zhang, Shaozhen
Li, Zheying
Ling, Bo
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 687 - 692
[3] A LOW OFFSET COMPARATOR FOR HIGH SPEED LOW POWER ADC
Zhu, Zhangming
Wang, Weitie
Guan, Yuheng
Liu, Shubin
Xiao, Yu
Liu, Lianxi
Yang, Yintang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (07)
[4] Comparison and design of dynamic comparator in 180nm SCL technology for low power and high speed Flash ADC
Hussain, Sarfraz
Kumar, Rajesh
Trivedi, Gaurav
2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 139 - 144
[5] An Improved Low-offset and Low-power Design of Comparator for Flash ADC
Zhang Shuo
Wang Zongmin
Zhou Liang
ADVANCED MATERIALS, MECHANICS AND INDUSTRIAL ENGINEERING, 2014, 598 : 365 - 370
[6] Design and Analysis of High Speed and Low Power 6-bit Flash ADC
Kalyani, Nayana
Monica, M.
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 742 - 747
[7] Design and implementation of a high speed low power 4-bit flash ADC
Shehata, K. A.
Ragai, H. F.
Husien, H.
2007 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, 2007, : 200 - +
[8] Efficient Design Techniques of Flash ADC for High Speed and Ultra Low Power Applications
Kamate, Sujata S.
Rajani, H. P.
Mallaraddi, Vidyavati
BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2020, 13 (13): : 144 - 149
[9] Low Power Comparator with Offset Cancellation Technique for Flash ADC
Nasrollahpour, M.
Sreekumar, R.
Hamedi-Hagh, S.
2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,
[10] DESIGN AND IMPLEMENTATION OF 4 BIT FLASH ADC USING LOW POWER LOW OFFSET DYNAMIC COMPARATOR
Biswas, Suman
Das, Jitendra Kumar
Prasad, Rajendra
2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,

← 1 2 3 4 5 →