Floorplanning with alignment and performance constraints

被引:32
作者
Tang, XP [1 ]
Wong, DF [1 ]
机构
[1] Univ Texas, Austin, TX 78712 USA
来源
39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002 | 2002年
关键词
longest common subsequence; floorplanning; sequence pair;
D O I
10.1109/DAC.2002.1012740
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a floorplanning algorithm based on sequence pair representation. Our floorplanner has the following important features: 1) It is explicitly designed for fixed-frame floorplanning, which is different from traditional well-researched min-area floorplanning. Moreover, we also show that it can be adapted to minimize total area. 2) It addresses the problem of handling alignment constraint which arises in bus structure. 3) It deals with performance constraint such as bounded net delay, while many existing floorplanners just minimize total wire length. 4) More importantly, even with all these constraints the algorithm is very fast in that it evaluates the feasibility of a sequence pair and translates to a floorplan in 0(nlog logn) time typically where n is the number of blocks and the number of constrained blocks is 0(n), which is significantly faster than the 0(n(3)) method operating on constraint graph. Our algorithm is based on computing the longest common subsequence of a pair of weighted sequences. Experimental results on MCNC benchmark for block placement show the promise of the method.
引用
收藏
页码:848 / 853
页数:2
相关论文
共 17 条
[1]   Fixed-outline floorplanning through better local search [J].
Adya, SN ;
Markov, IL .
2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, :328-334
[2]  
Chang YC, 2000, DES AUT CON, P458
[3]  
Chen PH, 2000, DES AUT CON, P468
[4]  
FUJIYOSHI K, 1999, ISPD 99, P103
[5]  
GUO PN, 1999, DAC 99, P268, DOI DOI 10.1145/309847.309928
[6]   Corner block list: An effective and efficient topological representation of non-slicing floorplan [J].
Hong, XL ;
Huang, G ;
Cai, YC ;
Gu, JC ;
Dong, SQ ;
Cheng, CK ;
Gu, J .
ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, :8-12
[7]  
Kahng A. B., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P207, DOI 10.1145/332357.332401
[8]   Arbitrary rectilinear block packing based on sequence pair [J].
Kang, MZW ;
Dai, WWM .
1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, :259-266
[9]   Slicing tree is a complete floorplan representation [J].
Lai, MH ;
Wong, DF .
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, :228-232
[10]   VLSI module placement based on rectangle-packing by the sequence-pair [J].
Murata, H ;
Fujiyoshi, K ;
Nakatake, S ;
Kajitani, Y .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (12) :1518-1524