The Design of a Hardware Thread Manager for a Polymorphic Multimedia Processor

被引：0

作者：

Qian, Bowen ^{[1
]}

Li, Tao ^{[1
]}

Yang, Ting ^{[2
]}

机构：

[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Peoples R China

[2] Xian Univ Posts & Telecommun, Sch Comp, Xian, Peoples R China

来源：

PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13) | 2013年 / 84卷

基金：

美国国家科学基金会;

关键词：

Many core; Multithreading; Array processor; Parallel processing; Graphics and Multimedia;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a hardware thread manager for the polymorphic parallel processor. The thread manager supports the MIMD mode with 8 threads and SIMD mode with multiple threads using the SIMD controllers in a unified approach to manage two operating modes to achieve a mixture of three types of parallel computation. Thread manager monitors the progress of each thread, the activity of near neighbor shared memory and the status of the router. It schedules the execution slots for the threads. It can start and stop a thread, put a thread on wait, resume the execution of a thread. Thread manager can also record the working status of each thread, while avoiding the waiting problem caused by data availability. This manager is able to maximize the efficiency of a processing element in a polymorphic array processor.

引用

页码：1792 / 1799

页数：8

共 50 条

[41] Design of a Novel Radix-2 Floating-Point FFT Processor Based on FPGA
Liu, Zhengyan
Zheng, Enrang
Ma, Lingkun
PROCEEDINGS OF THE 2011 INTERNATIONAL CONFERENCE ON INFORMATICS, CYBERNETICS, AND COMPUTER ENGINEERING (ICCE2011), VOL 1: INTELLIGENT CONTROL AND NETWORK COMMUNICATION, 2011, 110 (01): : 609 - 615
[42] A Low Cost Design of Hardware Support for On-chip Message Passing in Manycore Processors
Han, Xing
Fu, Yuzhuo
Jiang, Jiang
PROCEEDINGS 2016 IEEE 6TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC), 2016, : 326 - 329
[43] Design of a hardware accelerator for real-time moment computation: A wavefront array approach
Hung, DL
Cheng, HD
Sengkhamyong, S
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1999, 46 (01) : 207 - 218
[44] Design of OpenCL-Compatible Multithreaded Hardware Accelerators with Dynamic Support for Embedded FPGAs
Rodriguez, Alfonso
Valverde, Juan
de la Torre, Eduardo
2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
[45] Optimal hardware and software design of an image-based system for capturing dynamic movements
Hutchinson, TC
Kuester, F
Doerr, KU
Lim, D
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2006, 55 (01) : 164 - 175
[46] Design and Implementation of Memory Access Fast Switching Structure in Cluster-Based Reconfigurable Array Processor
Rui Shan
Lin Jiang
Junyong Deng
Xueting Li
Xubang Shen
JournalofBeijingInstituteofTechnology, 2017, 26 (04) : 494 - 504
[47] Design and Implementation of Memory Access Fast Switching Structure in Cluster-Based Reconfigurable Array Processor
Shan R.
Jiang L.
Deng J.
Li X.
Shen X.
Shan, Rui (shanrui0112@163.com), 2017, Beijing Institute of Technology (26): : 494 - 504
[48] MPSoC design and implementation using microblaze soft core processor architecture for faster execution of arithmetic application
Titare P.S.
Khairnar D.G.
International Journal of High Performance Systems Architecture, 2023, 11 (03) : 156 - 168
[49] Cross Hardware-Software Boundary Exploration for Scalable and Optimized Deep Learning Platform Design
Chen, Baozi
Wang, Lei
Wu, Qingbo
Tan, Yusong
Zou, Peng
IEEE EMBEDDED SYSTEMS LETTERS, 2018, 10 (04) : 107 - 110
[50] Fixed-point error analysis and an efficient array processor design of two-dimensional sliding DFT
Zhu, YS
Zhou, H
Gu, H
Wang, ZZ
SIGNAL PROCESSING, 1999, 73 (03) : 191 - 201

← 1 2 3 4 5 →