The Design of a Hardware Thread Manager for a Polymorphic Multimedia Processor

被引：0

作者：

Qian, Bowen ^{[1
]}

Li, Tao ^{[1
]}

Yang, Ting ^{[2
]}

机构：

[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Peoples R China

[2] Xian Univ Posts & Telecommun, Sch Comp, Xian, Peoples R China

来源：

PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13) | 2013年 / 84卷

基金：

美国国家科学基金会;

关键词：

Many core; Multithreading; Array processor; Parallel processing; Graphics and Multimedia;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a hardware thread manager for the polymorphic parallel processor. The thread manager supports the MIMD mode with 8 threads and SIMD mode with multiple threads using the SIMD controllers in a unified approach to manage two operating modes to achieve a mixture of three types of parallel computation. Thread manager monitors the progress of each thread, the activity of near neighbor shared memory and the status of the router. It schedules the execution slots for the threads. It can start and stop a thread, put a thread on wait, resume the execution of a thread. Thread manager can also record the working status of each thread, while avoiding the waiting problem caused by data availability. This manager is able to maximize the efficiency of a processing element in a polymorphic array processor.

引用

页码：1792 / 1799

页数：8

共 50 条

[31] The Wild West: Conquest of complex Hardware-dependent Software design
Yagi, Hiroyuki
Engblom, Jakob
Serughetti, Marc
Andrews, Jason
Rosenstiel, Wolfgang
Vissers, Kees
DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 878 - +
[32] Detection of scale-freeness in brain connectivity by functional MRI: Signal processing aspects and implementation of an open hardware co-processor
Minati, Ludovico
Nigri, Anna
Cercignani, Mara
Chan, Dennis
MEDICAL ENGINEERING & PHYSICS, 2013, 35 (10) : 1525 - 1531
[33] BLOCK-BASED HARDWARE SCHEDULER DESIGN ON MANY-CORE ARCHITECTURE
Ju, Lihan
Pan, Ping
Quan, Baixing
Chen, Tianzhou
Wu, Minghui
2012 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2012, : 814 - 819
[34] Simplified and Efficient 2-D DWT Hardware Design for Visual Sensor
Dai, Yuzhou
Zhang, Wei
Li, Qitao
Wu, Zhuolun
Liu, Yanyan
IEEE SENSORS JOURNAL, 2025, 25 (06) : 9738 - 9746
[35] A Hardware Design and Implementation or Accelerating Motion Detection using (System On Chip) SOC
Khalil, Ahmed S.
Shalaby, Mohamed
Hegazi, Emad
2017 12TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES), 2017, : 411 - 416
[36] Design of ANN Based Non-Linear Network Using Interconnection of Parallel Processor
Singha A.K.
Zubair S.
Malibari A.
Pathak N.
Urooj S.
Sharma N.
Computer Systems Science and Engineering, 2023, 46 (03): : 3491 - 3508
[37] The design methodology and implementation of a first-generation CELL processor: A multi-core SoC
Pham, D
Behnen, E
Bolliger, M
Hofstee, HP
Johns, C
Kahle, J
Kameyama, A
Keaty, J
Le, B
Masubuchi, Y
Posluszny, S
Riley, M
Suzuoki, M
Wang, M
Warnock, J
Weitzel, S
Wendel, D
Yazawa, K
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 45 - 49
[38] Processor design for long-time coherent integration based on time-frequency matching
Department of Electronic Engineering, Tsinghua University, Beijing 100084, China
不详
Ning, X. (ningxiaxiatian@163.com), 2013, Chinese Institute of Electronics (35): : 2275 - 2282
[39] Design Space Exploration of 2-D Processor Array Architectures for Similarity Distance Computation
Kanan, Awos
Gebali, Fayez
Ibrahim, Atef
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (08) : 2218 - 2228
[40] Design of a Novel Radix-2 Floating-point FFT Processor Based on FPGA
Liu, Zhengyan
Zheng, Enrang
Ma, Lingkun
2010 INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT (CCCM2010), VOL I, 2010, : 577 - 580

← 1 2 3 4 5 →