The Design of a Hardware Thread Manager for a Polymorphic Multimedia Processor

被引：0

作者：

Qian, Bowen ^{[1
]}

Li, Tao ^{[1
]}

Yang, Ting ^{[2
]}

机构：

[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Peoples R China

[2] Xian Univ Posts & Telecommun, Sch Comp, Xian, Peoples R China

来源：

PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13) | 2013年 / 84卷

基金：

美国国家科学基金会;

关键词：

Many core; Multithreading; Array processor; Parallel processing; Graphics and Multimedia;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a hardware thread manager for the polymorphic parallel processor. The thread manager supports the MIMD mode with 8 threads and SIMD mode with multiple threads using the SIMD controllers in a unified approach to manage two operating modes to achieve a mixture of three types of parallel computation. Thread manager monitors the progress of each thread, the activity of near neighbor shared memory and the status of the router. It schedules the execution slots for the threads. It can start and stop a thread, put a thread on wait, resume the execution of a thread. Thread manager can also record the working status of each thread, while avoiding the waiting problem caused by data availability. This manager is able to maximize the efficiency of a processing element in a polymorphic array processor.

引用

页码：1792 / 1799

页数：8

共 50 条

[21] Design of a parallel RISC image processor based on PCI bus
Jiang, XY
Shen, XB
Zhang, TX
NEURAL NETWORK AND DISTRIBUTED PROCESSING, 2001, 4555 : 1 - 5
[22] BulkSort: System Design and Parallel Hardware Implementation Considerations
Ihirri, Soukaina
Errami, Ahmed
Khaldoun, Mohammed
Sabir, Essaid
INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (12) : 655 - 663
[23] RTL Design of a Dynamically Reconfigurable Cell Array for Multimedia Processing
Nguyen, Hung K.
Phan, Minh T.
2017 4TH NAFOSTED CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2017, : 189 - 194
[24] Design of a clustered data-driven array processor for computer vision
Shan R.
Deng J.
Jiang L.
Zhu Y.
Wu H.
He F.
Shan, Rui (shanrui0112@163.com), 1600, Inst. of Scientific and Technical Information of China (26): : 424 - 434
[25] Design optimization of VLSI array processor architecture for window image processing
Li, DJ
Jiang, L
Kunieda, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (08) : 1475 - 1484
[26] Low-cost and power-efficient thread collision detection scheme for shared caches in a real-time multithreaded embedded processor
Oezer, Emre
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2013, 21 (03) : 714 - 733
[27] Design of a programmable pulse-coded neural processor for hippocampal region
Tsai, RH
Sheu, BJ
Berger, TW
IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE, 1998, : 784 - 789
[28] A HARDWARE ARCHITECTURE DESIGN METHODOLOGY FOR HIDDEN MARKOV MODEL-BASED RECOGNITION SYSTEMS USING PARALLEL-PROCESSING
TAKAHASHI, J
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (06) : 990 - 1000
[29] On-board neural processor design for an intelligent multi-sensor microspacecraft
Fang, WC
Sheu, BJ
Wall, J
APPLICATIONS AND SCIENCE OF ARTIFICIAL NEURAL NETWORKS II, 1996, 2760 : 577 - 588
[30] Design of Convolutional Neural Network Processor Based on FPGA Resource Multiplexing Architecture
Yan, Fei
Zhang, Zhuangzhuang
Liu, Yinping
Liu, Jia
SENSORS, 2022, 22 (16)

← 1 2 3 4 5 →