The Design of a Hardware Thread Manager for a Polymorphic Multimedia Processor

被引：0
|
作者：
Qian, Bowen [1 ]
Li, Tao [1 ]
Yang, Ting [2 ]
机构：
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Peoples R China
[2] Xian Univ Posts & Telecommun, Sch Comp, Xian, Peoples R China
来源：
PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13) | 2013年 / 84卷
基金：
美国国家科学基金会;
关键词：
Many core; Multithreading; Array processor; Parallel processing; Graphics and Multimedia;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper proposes a hardware thread manager for the polymorphic parallel processor. The thread manager supports the MIMD mode with 8 threads and SIMD mode with multiple threads using the SIMD controllers in a unified approach to manage two operating modes to achieve a mixture of three types of parallel computation. Thread manager monitors the progress of each thread, the activity of near neighbor shared memory and the status of the router. It schedules the execution slots for the threads. It can start and stop a thread, put a thread on wait, resume the execution of a thread. Thread manager can also record the working status of each thread, while avoiding the waiting problem caused by data availability. This manager is able to maximize the efficiency of a processing element in a polymorphic array processor.
引用
收藏
页码：1792 / 1799
页数：8
相关论文
共 50 条
  • [11] Design and implementation of Multi-kernel manager
    Jeon, Seunghyub
    Cha, Seung-Jun
    Jeong, Yeonjeong
    Kim, Jinmee
    Jung, Sungin
    11TH INTERNATIONAL CONFERENCE ON ICT CONVERGENCE: DATA, NETWORK, AND AI IN THE AGE OF UNTACT (ICTC 2020), 2020, : 1682 - 1684
  • [12] An Efficient 2D Discrete Cosine Transform Processor for Multimedia Applications
    Yantir, Hasan Erdem
    Eltawil, Ahmed M.
    Salama, Khaled N.
    2020 28TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2020,
  • [13] USING HARDWARE MULTITHREADING TO OVERCOME BROADCAST/REDUCTION LATENCY IN AN ASSOCIATIVE SIMD PROCESSOR
    Schaffer, Kevin
    Walker, Robert A.
    PARALLEL PROCESSING LETTERS, 2008, 18 (04) : 491 - 509
  • [14] Design and implementation of the FFT parallel processor based on ASIP
    Zhang L.
    Li S.-F.
    Shi G.-M.
    Li F.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2010, 37 (04): : 630 - 635
  • [15] Design of Processor Array Based on an Optimized Multiprojection Approach
    Campos, Juan M.
    Cumplido, Rene
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2012, 12 (04) : 87 - 92
  • [16] Toward a Core Design to Distribute an Execution on a Manycore Processor
    Goossens, Bernard
    Parello, David
    Porada, Katarzyna
    Rahmoune, Djallal
    PARALLEL COMPUTING TECHNOLOGIES (PACT 2015), 2015, 9251 : 390 - 404
  • [17] Design of a hardware compression encoder with a high throughput
    Wu C.
    Zhang W.
    Hao Y.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2022, 49 (04): : 176 - 183
  • [18] Modelling pipelines for embedded parallel processor system design
    Fleury, M
    Downton, AC
    Clark, AF
    ELECTRONICS LETTERS, 1997, 33 (22) : 1852 - 1853
  • [19] BulkSort: System design and parallel hardware implementation considerations
    Ihirri S.
    Errami A.
    Khaldoun M.
    Sabir E.
    International Journal of Advanced Computer Science and Applications, 2019, 10 (12): : 655 - 663
  • [20] New VLSI array processor design for image window operations
    Li, DJ
    Jiang, L
    Isshiki, T
    Kunieda, H
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (05) : 635 - 640
12345