The Design of a Hardware Thread Manager for a Polymorphic Multimedia Processor

被引:0
|
作者
Qian, Bowen [1 ]
Li, Tao [1 ]
Yang, Ting [2 ]
机构
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Peoples R China
[2] Xian Univ Posts & Telecommun, Sch Comp, Xian, Peoples R China
来源
PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13) | 2013年 / 84卷
基金
美国国家科学基金会;
关键词
Many core; Multithreading; Array processor; Parallel processing; Graphics and Multimedia;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a hardware thread manager for the polymorphic parallel processor. The thread manager supports the MIMD mode with 8 threads and SIMD mode with multiple threads using the SIMD controllers in a unified approach to manage two operating modes to achieve a mixture of three types of parallel computation. Thread manager monitors the progress of each thread, the activity of near neighbor shared memory and the status of the router. It schedules the execution slots for the threads. It can start and stop a thread, put a thread on wait, resume the execution of a thread. Thread manager can also record the working status of each thread, while avoiding the waiting problem caused by data availability. This manager is able to maximize the efficiency of a processing element in a polymorphic array processor.
引用
收藏
页码:1792 / 1799
页数:8
相关论文
共 50 条
  • [1] Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA
    Adam, George K.
    COMPUTERS, 2022, 11 (05)
  • [2] A Effective Algorithm of Hardware Synchronization on Network Processor
    Li Kang
    Ma Pei-Jun
    Shi Jiang-Yi
    PROCEEDINGS OF THE 14TH YOUTH CONFERENCE ON COMMUNICATION, 2009, : 102 - 106
  • [3] PARALLEL ARCHITECTURE AND HARDWARE IMPLEMENTATION OF PRE-PROCESSOR AND POST-PROCESSOR FOR SEQUENCE ASSEMBLY
    Kuo, Yuan-Hsiang
    Liu, Chun-Shen
    Li, Yu-Cheng
    Lu, Yi-Chang
    2013 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2013, : 1158 - 1161
  • [4] Unveiling Thread Communication Bottlenecks Using Hardware-Independent Metrics
    Mazaheri, Arya
    Wolf, Felix
    Jannesari, Ali
    PROCEEDINGS OF THE 47TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 2018,
  • [5] A hardware operating system kernel for multi-processor systems
    Park, Sanggyu
    Hong, Do-Sun
    Chae, Soo-Ik
    IEICE ELECTRONICS EXPRESS, 2008, 5 (09) : 296 - 302
  • [6] A Novel Reconfigurable Processor Using Dynamically Partitioned SIMD for Multimedia Applications
    Lyuh, Chun-Gi
    Suk, Jung-Hee
    Chun, Ik-Jae
    Roh, Tae Moon
    ETRI JOURNAL, 2009, 31 (06) : 709 - 716
  • [7] Advances in efficient optical links to enhance desktop multimedia processor systems
    Tsai, RH
    Sheu, BJ
    Kostrzewski, A
    Kim, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1997, 7 (04) : 707 - 713
  • [8] An embedded coherent-multithreading multimedia processor and its programming model
    Chu, Jui-Chin
    Ku, Wei-Chun
    Chou, Shu-Hsuan
    Chen, Tien-Fu
    Guo, Jiun-In
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 652 - +
  • [9] A scalable thread scheduling co-processor based on data-flow principles
    Giorgi, R.
    Scionti, A.
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2015, 53 : 100 - 108
  • [10] Voltage Regulator Thermal Matrix based Thread Allocation Optimization for a Multi-Core Processor
    Abegaz, B.
    Kueber, J.
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRO INFORMATION TECHNOLOGY (EIT), 2019,