The state-of-art and future trends in testing embedded memories

被引：29
作者：
Hamdioui, S [1 ]
Gaydadjiev, G [1 ]
de Goor, AJV [1 ]
机构：
[1] Delft Univ Technol, Fac Elect Engn, Comp Engn Lab, NL-2628 CD Delft, Netherlands
来源：
RECORDS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING | 2004年
关键词：
D O I：
10.1109/MTDT.2004.1327984
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
According to the International Technology Roadmap for Semiconductors (ITRS 2001), embedded memories will continue to dominate the increasing system on chips (SoCs) content in the next years, approaching 94% in about 10 years. Therefore the memory yield will have a dramatical impact on the overall defect-per-million (DPM) level, hence on the overall SoC yield. Meeting a high memory yield requires understanding memory designs, modelling their faulty behaviors in the presence of defects, designing adequate tests and diagnosis strategies as well as efficient repair schemes. This paper presents the state of art in memory testing including fault modeling, test design, Built-In-Self-Test (BIST) and Built-In-Self-Repair (BISR). Further research challenges and opportunities are discussed in enabling testing (embedded) memories, which use deep submicron technologies.
引用
收藏
页码：54 / 59
页数：6
相关论文
共 35 条
  • [1] ADAMS D, 2003, HIGH PERFORMANCE MEM
  • [2] ADAMS D, 1999, P IEEE N ATL TEST WO
  • [3] Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs
    Al-Ars, Z
    van de Goor, AJ
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 496 - 503
  • [4] Impact of memory cell array bridges on the faulty behavior in embedded DRAMs
    Al-Ars, Z
    van de Goor, AJ
    [J]. PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 282 - 289
  • [5] [Anonymous], 1998, TESTING SEMICONDUCTO
  • [6] BHAVSAR DK, 1999, P INT TEST C ITC, P311
  • [7] Breuer M.A., 1976, Diagnosis and Reliable Design of Digital Systems
  • [8] INDUSTRIAL BIST OF EMBEDDED RAMS
    CAMURATI, P
    PRINETTO, P
    REORDA, MS
    BARBAGALLO, S
    BURRI, A
    MEDINA, D
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 86 - 95
  • [9] CHEN G, 1988, J EXP CLIN VIROL, V2, P1
  • [10] RANDOM PATTERN TESTING VERSUS DETERMINISTIC TESTING OF RAMS
    DAVID, R
    FUENTES, A
    COURTOIS, B
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (05) : 637 - 650
1234