共 15 条
[1]
Formal verification of a public-domain DDR2 controller design
[J].
21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS,
2008,
:475-+
[3]
Hassan M, 2016, DES AUT TEST EUROPE, P1357
[4]
Jacobsen L, 2011, LECT NOTES COMPUT SC, V6543, P46, DOI 10.1007/978-3-642-18381-2_4
[5]
Jedec Solid State Technology Association, 2012, DDR4 SDRAM (JESD 79-4)
[6]
Fast Validation of DRAM Protocols with Timed Petri Nets
[J].
MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS,
2019,
:133-146
[7]
Kassem Moustafa., 2013, P 2013 FORUM SPECIFI, P1
[8]
A Novel Approach for SVA Generation of DDR Memory Protocols Based on TDML
[J].
2014 15TH INTERNATIONAL MICROPROCESSOR TEST AND VERIFICATION WORKSHOP (MTV 2014),
2015,
:61-66
[9]
A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications
[J].
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC),
2021, 64
:350-+
[10]
Lee SC, 2022, INT J ENVIRON SCI TE, V19, P11023, DOI [10.1007/s13762-022-03911-8, 10.1109/IECON49645.2022.9968500]