Engineered barriers with hafnium oxide for nonvolatile application

被引:7
作者
Irrera, Fernanda [1 ]
机构
[1] Univ Roma La Sapienza, Dept Elect Engn, I-00185 Rome, Italy
关键词
barrier engineering; hafnium oxide (HfO2); low-voltage applications; nonvolatile memories (NVMs);
D O I
10.1109/TED.2006.879675
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The innovative concept of engineered barriers in the tunnel dielectric stack is very promising for low-voltage nonvolatile memory applications. In this brief, transport in engineered barriers using hafnium oxide (HfO2) as high-k dielectric is experimentally investigated. The structure was of the following type: Al/HfO2/SiO2/Si. Experiments demonstrate that transport at program and erase voltages is limited by traps in the high-k film. Modeling with Poole-Frenkel conduction quantitatively reproduces experiments, with trap parameters derived from high temperature measurements. With respect to a film of pure SiO2 with the same equivalent oxide thickness, real HfO2/SiO2 barriers exhibit lower leakage at low fields because of the greater physical thickness in spite of a much lower conduction at operation voltages. The effectiveness of engineered barriers fatally depends on the electronic features of the high-k dielectric.
引用
收藏
页码:2418 / 2422
页数:5
相关论文
共 20 条
[1]  
Blau P.M., 1972, Social Science Research, V1, P1
[2]  
BLOMME P, 2002, P DEV RES C, P153
[3]   Experimental and theoretical study of layered tunnel barriers for nonvolatile memories [J].
Buckley, J ;
De Salvo, B ;
Molas, G ;
Gély, M ;
Deleonibus, S .
PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, :509-512
[4]  
BUCKLEY J, 2005, P ICMTD, P207
[5]  
Cho MK, 2000, IEEE ELECTR DEVICE L, V21, P399
[6]   Poole-Frenkel electrical conduction in europium oxide films deposited on Si(100) [J].
Dakhel, AA .
CRYSTAL RESEARCH AND TECHNOLOGY, 2003, 38 (11) :968-973
[7]   Experimental and theoretical investigation of nano-crystal and nitride-trap memory devices [J].
De Salvo, B ;
Ghibaudo, G ;
Pananakakis, G ;
Masson, P ;
Baron, T ;
Buffet, N ;
Fernandes, A ;
Guillaumot, B .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) :1789-1799
[8]  
Gerardi C., 2002, P ESSDERC, P475
[9]   VARIOT: A novel multilayer tunnel barrier concept, for low-voltage nonvolatile memory devices [J].
Govoreanu, B ;
Blomme, P ;
Rosmeulen, M ;
Van Houdt, J ;
De Meyer, K .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (02) :99-101
[10]  
HARREL WR, 2005, P ECS M