Selective low temperature microcap packaging technique through flip chip and wafer level alignment

被引:13
作者
Pan, CT [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Mech & Electro Mech Engn, Kaohsiung 804, Taiwan
[2] Natl Sun Yat Sen Univ, Ctr Nanosci & Nanotechnol, Kaohsiung 804, Taiwan
关键词
D O I
10.1088/0960-1317/14/4/012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a new technique of selective microcap bonding, for packaging 3-D MEMS (Micro Electro Mechanical Systems) devices is presented. Microcap bonding on a selected area of the host wafer was successfully demonstrated through flip chip and wafer level alignment. A passivation treatment was developed to separate the microcap from the carrier wafer. A thick metal nickel (Ni) microcap was fabricated by an electroplating process. Its stiffness is superior to that of thin film poly-silicon made by the surface micromachining technique. For the selective microcap packaging process, photo definable materials served as the intermediate adhesive layer between the host wafer and the metal microcap on the carrier wafer. Several types of photo definable material used as the adhesive layer were tested and characterized for bonding strength. The experimental result shows that excellent bonding strength at low bonding temperature can be achieved.
引用
收藏
页码:522 / 529
页数:8
相关论文
共 50 条
  • [41] Solder wetting in a wafer-level flip chip assembly
    Lu, JC
    Busch, SC
    Baldwin, DF
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2001, 24 (03): : 154 - 159
  • [42] Low stress polyimide/silica nanocomposites as dielectrics for wafer level chip scale packaging
    Seo, Kwangwon
    Nam, Ki-Ho
    Lee, Sangrae
    Han, Haksoo
    MATERIALS LETTERS, 2020, 263
  • [43] The evaluation of flip chip bumping on Cu/Low-κ wafer
    Uang, RH
    Chang, SM
    Chen, YC
    Hu, HT
    Lin, JR
    Chen, KC
    Hwang, YJ
    PROCEEDINGS OF THE 4TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2002), 2002, : 266 - 269
  • [44] Room temperature bond for wafer level packaging
    Lindner, P
    Glinsner, T
    Thanner, C
    Wimplinger, M
    Brubaker, C
    Dwyer, S
    Luesebrink, H
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 699 - 702
  • [45] Wafer level chip scale packaging - Solder joint reliability
    Nguyen, L
    Kelkar, N
    Kao, T
    Prabhu, A
    Takiar, H
    1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 868 - 875
  • [46] A low temperature, hermetic wafer level packaging method for RF MEMS switch
    Kim, W
    Wang, Q
    Hwang, J
    Lee, M
    Jung, K
    Ham, S
    Moon, C
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1103 - 1108
  • [47] Fabrication of wafer level chip scale packaging for optoelectronic devices
    Jim, K.L.
    Faulkner, G.E.
    O'Brien, D.C.
    Edwards, D.J.
    Lau, J.H.
    Proceedings - Electronic Components and Technology Conference, 1999, : 1145 - 1147
  • [48] Multifunctional Coatings for Wafer-Level Chip Scale Packaging
    Stapleton, Russell
    zoba, Dave
    Brannen, Candice
    Hough, Paul
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 69 - +
  • [49] Wafer level chip scale packaging - solder joint reliability
    Nguyen, L.
    Kelkar, N.
    Kao, T.
    Prabhu, A.
    Takiar, H.
    International Journal of Microcircuits and Electronic Packaging, 21 (04): : 367 - 373
  • [50] A Fluxless and Low-Temperature Flip Chip Process Based on Insertion Technique
    Fendler, Manuel
    Davoine, Cecile
    Marion, Francois
    Saint-Patrice, Damien
    Fortunier, Roland
    Ribot, Herve
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (01): : 207 - 215