共 50 条
- [31] Low temperature bonding process for wafer-level MEMS packaging 2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : A19 - A26
- [32] Backend processing for wafer level chip scale packaging IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 187 - 193
- [33] Development of low-temperature wafer level vacuum packaging for microsensors DESIGN, CHARACTERIZATION, AND PACKAGING FOR MEMS AND MICROELECTRONICS, 1999, 3893 : 478 - 485
- [34] Low temperature, wafer level Au-In bonding for ISM packaging ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 498 - +
- [35] Low Temperature Dielectric Material for Embedded Micro Wafer Level Packaging 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 197 - 201
- [36] Comparison of Package-on-Package Technologies Utilizing Flip Chip and Fan-Out Wafer Level Packaging 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2089 - 2094
- [37] D-Band Flip-Chip Packaging with Wafer-Level Cu-pillar Bumps 2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
- [38] Wafer-Level Flip Chip enabled with solid underfill 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 128 - 133
- [39] Solder wetting in a wafer-level flip chip assembly 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 372 - 377
- [40] Novel materials and processes for wafer pre-apply flip chip and chip scale packaging 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 411 - 416