SMA: A System-Level Mutual Authentication for Protecting Electronic Hardware and Firmware

被引:18
作者
Guin, Ujjwal [1 ]
Bhunia, Swarup [2 ]
Forte, Domenic [2 ]
Tehranipoor, Mark M. [2 ]
机构
[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA
[2] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
关键词
Counterfeit system; cloned system; mutual authentication; hardware; firmware; system ID; COUNTERFEIT INTEGRATED-CIRCUITS;
D O I
10.1109/TDSC.2016.2615609
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the enhanced capability of adversaries, electronic systems are now increasingly vulnerable to counterfeiting and piracy. The majority of counterfeit systems today are of cloned type, which have been on the rise in the recent years. Ensuring the security of such systems is of great concern as an adversary can create a backdoor or insert a malware to bypass security modules. The reliability of such systems could also be questionable as the components used in these systems may be counterfeit and/or of inferior quality. It is of prime importance to develop solutions that can prevent an adversary from creating these non-authentic systems. In this paper, we present a novel system-level mutual authentication approach for both the hardware and firmware. The hardware authenticates the firmware by verifying the checksum during the power-up. On the other hand, firmware verifies the identity of the hardware and cannot produce correct results unless it receives a unique hardware fingerprint, which we call as system ID. We propose two secure protocols, TIDP and TIDS, to construct the system ID and authenticate the system by using this unique ID. We show that our approach is resistant to various known attacks.
引用
收藏
页码:265 / 278
页数:14
相关论文
共 39 条
  • [1] [Anonymous], [No title captured]
  • [2] [Anonymous], PUBL COMM DNA AUTH M
  • [3] [Anonymous], 2007, P C RFID SEC
  • [4] [Anonymous], 2014, PROC INT TEST CONF, DOI DOI 10.1109/TEST.2014.7035355
  • [5] [Anonymous], 2007, FPGA INTRINSIC PUFS
  • [6] [Anonymous], 2015, PROC INT S TEST FAIL
  • [7] Chakraborty RS, 2011, LECT NOTES COMPUT SC, V7011, P30, DOI 10.1007/978-3-642-24586-2_5
  • [8] Chen K., 2009, BLACK HAT LAS VEG NV
  • [9] Evans D., 2011, CISCO
  • [10] Fengchao Zhang, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116294