Self-aligned multi-level air gap integration

被引:5
作者
Hoofman, R. J. O. M.
Caluwaerts, R.
Michelon, J.
Bernabe, P. Herrero
de Mussy, J. P. Gueneau
Bruynseraede, C.
Lee, J. M.
List, S.
Bancken, P. H. L.
Beyer, G.
机构
[1] Philips Res Leuven, B-3001 Louvain, Belgium
[2] IMEC, B-3001 Louvain, Belgium
[3] Univ Valladolid, Dept Elect, E-47011 Valladolid, Spain
[4] IMEC, B-3001 Louvain, Belgium
关键词
self-aligned air gaps; plasma damaged SiOC; capacitance reduction; dielectric reliability; via reliability;
D O I
10.1016/j.mee.2006.09.025
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Dual damascene self-aligned air gap structures have been fabricated through selective removal of interline plasma-damaged SiOC material using dilute HF solutions after metal CMP. The extent of the gaps was shown to be tuneable. The creation of interline air gaps through removal of damaged dielectric yielded significant capacitance reduction plus in addition dielectric reliability improvement. The via-reliability of 2 metal-build air gap structures was tested by thermal cycling and constant thermal stress. No significant difference in via reliability was observed between SiOC interconnects with and without air gaps. However, failure analysis showed weak spots near the bottom of the barrier, which could be detrimental for dual damascene reliability. These weak spots at the barrier bottom could lead to catastrophic failures in both via and lines during electromigration stressing. Moreover, process-related issues such as bottom liner undercut and copper corrosion need to be controlled more stringent before this air gap approach can be successfully implemented. (c) 2006 Elsevier B.V. All rights reserved.
引用
收藏
页码:2150 / 2154
页数:5
相关论文
共 12 条
[1]   Damage minimized plasma pore sealing of microporous low k dielectrics [J].
Abell, T ;
Maex, K .
MICROELECTRONIC ENGINEERING, 2004, 76 (1-4) :16-19
[2]   Impact of patterning and ashing on electrical properties and reliability of interconnects in a porous SiOCH ultra low-k dielectric material [J].
Aimadeddine, M ;
Arnal, V ;
Farcy, A ;
Guedj, C ;
Chevolleau, T ;
Posséme, N ;
David, T ;
Assous, M ;
Louveau, O ;
Volpi, F ;
Torres, J .
MICROELECTRONIC ENGINEERING, 2005, 82 (3-4) :341-347
[3]  
[Anonymous], INT TECHN ROADM SEM
[4]   Integration of a 3 level Cu-SiO2 air gap interconnect for sub 0.1 micron CMOS technologies [J].
Arnal, V ;
Torres, J ;
Gayet, P ;
Gonella, R ;
Spinelli, P ;
Guillermet, M ;
Reynard, JP ;
Vérove, C .
PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, :298-300
[5]  
BAKLANOV MR, P IEEE 2004 INT INT, P187
[6]  
DEMUSSY JPG, P IEEE 2005 INT INT, P150
[7]  
FURUSAWA T, P INT INT TECHN C II, P195
[8]   Demonstration of an extendable and industrial 300mm BEOL integration for the 65-nm technology node [J].
Hinsinger, O ;
Fox, R ;
Sabouret, E ;
Goldberg, C ;
Verove, C ;
Besling, W ;
Brun, P ;
Josse, E ;
Monget, C ;
Belmont, O ;
Van Hassel, J ;
Sharma, BG ;
Jacquemin, JP ;
Vannier, P ;
Humbert, A ;
Bunel, D ;
Gonella, R ;
Mastromatteo, E ;
Reber, D ;
Farcy, A ;
Mueller, J ;
Christie, P ;
Nguyen, VH ;
Cregut, C ;
Berger, T .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :317-320
[9]   Challenges in the implementation of low-k dielectrics in the back-end of line [J].
Hoofman, RJOM ;
Verheijden, GJAM ;
Michelon, J ;
Iacopi, F ;
Travaly, Y ;
Baklanov, MR ;
Tökei, Z ;
Beyer, GP .
MICROELECTRONIC ENGINEERING, 2005, 80 :337-344
[10]  
*SEM IND ASS, 1994, INT TECHN ROADM SEM