A Self-Aware Tuning and Self-Aware Evaluation Method for Finite-Difference Applications in Reconfigurable Systems

被引:7
作者
Niu, Xinyu [1 ]
Jin, Qiwei [1 ]
Luk, Wayne [1 ]
Weston, Stephen [2 ]
机构
[1] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England
[2] Maxeler Technol, London, England
基金
英国工程与自然科学研究理事会;
关键词
Algorithm tuning; finite-difference methods; reconfigurable computing;
D O I
10.1145/2617598
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Finite-difference methods are computationally intensive and required by many applications. Parameters of a finite-difference algorithm, such as grid size, can be varied to generate design space which contains algorithm instances with different constant coefficients. An algorithm instance with specific coefficients can either be mapped into general operators to construct static designs, or be implemented as constant-specific operators to form dynamic designs, which require runtime reconfiguration to update algorithm coefficients. This article proposes a tuning method to explore the design space to optimise both the static and the dynamic designs, and an evaluation method to select the design with maximum overall throughput, based on algorithm characteristics, design properties, available resources and runtime data size. For benchmark applications option pricing and Reverse-Time Migration (RTM), over 50% reduction in resource consumption has been achieved for both static designs and dynamic designs, while meeting precision requirements. For a single hardware implementation, the RTM design optimised with the proposed approach is expected to run 1.8 times faster than the best published design. The tuned static designs run thousands of times faster than the dynamic designs for algorithms with small data size, while the tuned dynamic designs achieve up to 5.9 times speedup over the corresponding static designs for large-scale finite-difference algorithms.
引用
收藏
页数:19
相关论文
共 28 条
  • [1] [Anonymous], ACM T RECONFIGURABLE
  • [2] [Anonymous], 2009, P 2 WORKSHOP GEN PUR
  • [3] Assessing Accelerator-Based HPC Reverse Time Migration
    Araya-Polo, Mauricio
    Cabezas, Javier
    Hanzich, Mauricio
    Pericas, Miquel
    Rubio, Felix
    Gelado, Isaac
    Shafiq, Muhammad
    Morancho, Enric
    Navarro, Nacho
    Ayguade, Eduard
    Maria Cela, Jose
    Valero, Mateo
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (01) : 147 - 162
  • [4] Banescu Sebastian, 2010, Computer Architecture News, V38, P73, DOI 10.1145/1926367.1926380
  • [5] Becker T., 2011, P INT C REC COMP FPG
  • [6] Bruneel K., 2009, P C EXH DES AUT TEST
  • [7] Charney J.G., 1950, Tellus, V2, P237254
  • [8] Datta K., 2008, P ACM IEEE C SUP
  • [9] de Dinechin F., 2009, P INT C FIELD PROGR
  • [10] Designing Custom Arithmetic Data Paths with FloPoCo
    de Dinechin, Florent
    Pasca, Bogdan
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (04): : 18 - 27