Algorithm for the generation of SIC pairs and its implementation in a BIST environment

被引:11
作者
Voyiatzis, I. [1 ]
Haniotakis, T.
Halatsis, C.
机构
[1] Technol Educ Inst Athens, Dept Informat, Athens, Greece
[2] So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA
[3] Univ Athens, Dept Informat & Telecommun, GR-10679 Athens, Greece
来源
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 2006年 / 153卷 / 05期
关键词
D O I
10.1049/ip-cds:20045149
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Built-in self test (BIST) techniques provide for on-chip test pattern generation and response verification operations, and therefore constitute an efficient alternative to external testing for the detection of faults appearing in VLSI circuits. Failure mechanisms that commonly appear in high-speed CMOS VLSI circuits cannot be modelled adequately as stuck-at faults. The detection of these faults requires the application of pairs of patterns to the inputs of the circuit under test. Single input change (SIC) pairs are pairs of patterns where the first pattern of each pair differs from the second pattern in exactly one bit. SIC pairs have been proved to be extremely useful for the detection of stuck-open and delay faults. In this paper a novel algorithm for the generation of SIC pairs is presented, termed decoder-based SIC pair generation (DSG) algorithm. An implementation of the DSG algorithm in a BIST environment is also presented. The number of memory elements utilised is the lowest reported in the literature.
引用
收藏
页码:427 / 432
页数:6
相关论文
共 23 条
[1]  
Abramovici M, 1990, DIGITAL SYSTEMS TEST
[2]   Nanometer technology effects on fault models for IC testing [J].
Aitken, RC .
COMPUTER, 1999, 32 (11) :46-+
[3]  
[Anonymous], 2 IEEE AS PAC C ASIC
[4]  
Bardell PaulH., 1987, BUILT IN TEST VLSI P
[5]  
Craig G. L., 1985, International Test Conference 1985 Proceedings. The Future of Test (Cat. No.85CH2230-1), P126
[6]  
Das DK, 1997, ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P205, DOI 10.1109/ICVD.1998.646603
[7]  
DAVID R, 2001, P IEEE EUR TEST WORK
[8]  
DAVID R, 2002, P IEEE VLSI TEST S
[9]   High defect coverage with low-power test sequences in a BIST environment [J].
Girard, P ;
Landrault, C ;
Pravossoudovitch, S ;
Virazel, A ;
Wunderlich, HJ .
IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (05) :44-52
[10]   An optimized BIST test pattern generator for delay testing [J].
Girard, P ;
Landrault, C ;
Moreda, V ;
Pravossoudovitch, S .
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, :94-100