共 23 条
[1]
Abramovici M, 1990, DIGITAL SYSTEMS TEST
[3]
[Anonymous], 2 IEEE AS PAC C ASIC
[4]
Bardell PaulH., 1987, BUILT IN TEST VLSI P
[5]
Craig G. L., 1985, International Test Conference 1985 Proceedings. The Future of Test (Cat. No.85CH2230-1), P126
[6]
Das DK, 1997, ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P205, DOI 10.1109/ICVD.1998.646603
[7]
DAVID R, 2001, P IEEE EUR TEST WORK
[8]
DAVID R, 2002, P IEEE VLSI TEST S
[9]
High defect coverage with low-power test sequences in a BIST environment
[J].
IEEE DESIGN & TEST OF COMPUTERS,
2002, 19 (05)
:44-52
[10]
An optimized BIST test pattern generator for delay testing
[J].
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS,
1997,
:94-100