Post-Silicon Platform for the Functional Diagnosis and Debug of Networks-on-Chip

被引:12
作者
Abdel-Khalek, Rawan [1 ]
Bertacco, Valeria [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
基金
美国国家科学基金会;
关键词
Verification; Networks-on-chip; post-silicon validation; functional correctness; performance monitoring make; VALIDATION;
D O I
10.1145/2567936
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing number of units in today's systems-on-chip andmulticore processors has led to complex intrachip communication solutions. Specifically, Networks-on-Chip (NoCs) have emerged as a favorable fabric to provide high bandwidth and low latency in connecting many units in a same chip. To achieve these goals, the NoC often includes complex components and advanced features, leading to the development of large and highly complex interconnect subsystems. One of the biggest challenges in these designs is to ensure the correct functionality of this communication infrastructure. To support this goal, an increasing fraction of the validation effort has shifted to post-silicon validation, because it permits exercising network activities that are too complex to be validated in pre-silicon. However, post-silicon validation is hindered by the lack of observability of the network's internal operations and thus, diagnosing functional errors during this phase is very difficult. In this work, we propose a post-silicon validation platform that improves observability of network operations by taking periodic snapshots of the traffic traversing the network. Each node's local cache is configured to temporarily store the snapshot logs in a designated area reserved for post-silicon validation and relinquished after product release. Each snapshot log is analyzed locally by a software algorithm running on its corresponding core, in order to detect functional errors. Upon error detection, all snapshot logs are aggregated at a central location to extract additional debug data, including an overview of network traffic surrounding the error event, as well as a partial reconstruction of the routes followed by packets in flight at the time. In our experiments, we found that this approach allows us to detect several types of functional errors, as well as observe, on average, over 50% of the network's traffic and reconstruct at least half of each of their routes through the network.
引用
收藏
页数:25
相关论文
共 39 条
[1]  
Abramovici M., 2006, P 43 ANN DES AUT C D
[2]   In-system silicon validation and debug [J].
Abramovici, Miron .
IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (03) :216-223
[3]  
[Anonymous], 1990, 11491 IEEE
[4]  
[Anonymous], P INT C COMP DES ICC
[5]  
[Anonymous], P EUROMICRO C DIG SY
[6]  
[Anonymous], 2008, P 17 INT C PAR ARCH
[7]  
Chatterjee D., 2011, P INT C COMP AID DES
[8]  
Ciordas C., 2006, P S IND EMB SYST IES
[9]  
Ciordas C., 2004, P HIGH LEV DES VAL T
[10]  
Dally W., 2003, Principles and Practices of Interconnection Networks