A 1 V 23 GHz Low-Noise Amplifier in 45 nm Planar Bulk-CMOS Technology With High-Q Above-IC Inductors

被引：11

作者：

Wang, Wen-Chieh ^{[1
]}

Huang, Zue-Der ^{[1
]}

Carchon, Geert ^{[2
]}

Mercha, Abdelkarim ^{[2
]}

Decoutere, Stefaan ^{[2
]}

De Raedt, Walter ^{[2
]}

Wu, Chung-Yu ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

[2] IMEC, B-3001 Louvain, Belgium

来源：

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS | 2009年 / 19卷 / 05期

关键词：

CMOS; electrostatic discharge (ESD) protection; 45; nm; K; -band; low-noise amplifier (LNA);

D O I：

10.1109/LMWC.2009.2017611

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 23 GHz electrostatic discharge-protected low-noise amplifier (LNA) has been designed and implemented by 45 nm planar bulk-CMOS technology with high-Q above-IC inductors. In the designed LNA, the structure of a one-stage cascode amplifier with source inductive degeneration is used. All high-Q above-IC inductors have been implemented by thin-film wafer-level packaging technology. The fabricated LNA has a good linearity where the input I dB compression point (IP-1 (dB))is - 9.5 dBm and the input referred third-order intercept point (P-IIP3) is +2.25 dBm. It is-operated with a I V power supply drawing a current of only 3.6 mA. The fabricated LNA has demonstrated a 4 dB noise figure and a 7.1 dB gain at the peak gain frequency of 23 GHz, and it has the highest figure-of-merit. The experimental results have proved the suitability of 45 nm gate length bulk-CMOS devices for PF ICs above 20 GHz.

引用

页码：326 / 328

页数：3

共 50 条

[1] RETRACTED: 45-nm Planar Bulk-CMOS 23-GHz LNAs With High-Q Above-IC Inductors (Retracted Article)
Wang, Wen-Chieh
Huang, Zue-Der
Carchon, Geert
Mercha, Abdelkarim
Decoutere, Stefaan
De Raedt, Walter
Wu, Chung-Yu
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 741 - 744
[2] 24 GHz LNA in 90nm RF-CMOS with high-Q above-IC inductors
Dupuis, O
Sun, X
Carchon, G
Soussan, P
Ferndahl, M
Decoutere, S
De Raedt, W
ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 89 - 92
[3] High-Q Above-IC inductors using thin-film wafer-level packaging technology demonstrated on 90-nm RF-CMOS 5-GHz VCO and 24-GHz LNA
Sun, Xiao
Dupuis, Olivier
Linten, Dimitri
Carchon, Geert
Soussan, Philippe
Decoutere, Stefaan
De Raedt, Walter
Beyne, Eric
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (04): : 810 - 817
[4] A CMOS multi-band low noise amplifier using high-Q active inductors
Yang, Jenn-Tzer
Lee, Yuan-Hao
Wu, Ming-Jeui
Huang, Yi-Yuan
Mu, Yu-Min
MUSP '08: MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2008, : 46 - +
[5] 52-75 GHz wideband low-noise amplifier in 90 nm CMOS technology
Sananes, R.
Socher, E.
ELECTRONICS LETTERS, 2012, 48 (02) : 71 - 72
[6] A 5.2 GHz CMOS low noise amplifier with high-Q inductors embedded in wafer-level chip-scale package
Fukuda, Satoshi
Ito, Hiroyuki
Itoi, Kazuhisa
Sato, Masakazu
Ito, Tatsuya
Yamauchi, Ryozo
Okada, Kenichi
Masu, Kazuya
2007 IEEE INTERNATIONAL WORKSHOP ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY, PROCEEDINGS: ENABLING TECHNOLOGIES FOR EMERGING WIRELESS SYSTEMS, 2007, : 34 - +
[7] A V-Band Variable Gain Low-Noise Amplifier in 28-nm Bulk CMOS
Zhang, Siwei
Li, Hui-Yang
Xu, Jin-Xu
Zhang, Xiu Yin
2022 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS, IMWS-AMP, 2022,
[8] Analysis and design of a V-band low-noise amplifier in 90 nm CMOS for 60 GHz applications
Yu, Zhenxing
Feng, Jun
Guo, Yu
Li, Zhiqun
IEICE ELECTRONICS EXPRESS, 2015, 12 (01):
[9] A Temperature Variation Compensated 60-GHz Low-Noise Amplifier in 90-nm CMOS technology
Shin, Shih-Chieh
Leung, Matthew Chung-Hin
Hsiao, Sen-Wen
ASIA-PACIFIC MICROWAVE CONFERENCE 2011, 2011, : 211 - 214
[10] A 20 GHz sub-1V low noise amplifier and a resistive mixer in 90 nm CMOS technology
Bao, Mingquan
Jacobsson, Harald
Aspemyr, Lars
Mercha, Abdelkarim
Carchon, Geert
2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 3326 - 3329

← 1 2 3 4 5 →