Hybrid Logarithmic Number System Arithmetic Unit: A Review

被引：0
作者：
Ismail, R. C. [1 ]
Zakaria, M. K. [1 ]
Murad, S. A. Z. [1 ]
机构：
[1] Univ Malaysia Perlis, Sch Microelect Engn, Kangar 01000, Perlis, Malaysia
来源：
2013 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS 2013) | 2013年
关键词：
floating point; logarithmic number system; arithmetic logic unit; hybrid; FLOATING-POINT; PROCESSOR; LNS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Logarithmic number system (LNS) arithmetic has the advantages of high performance and high-precision in complex function computation. However, the large hardware problem in LNS addition/subtraction computation has made the large word-length LNS arithmetic implementation impractical. In this paper, the concept of merging the LNS and Floating Point (FLP) operation into a single arithmetic logic unit (ALU) that can execute addition/subtraction and division/multiplication more faster, precise and less complicated has been reviewed. The advantages of using hybrid system were highlighted while comparing and explaining about FLP and LNS.
引用
收藏
页码：55 / 58
页数：4
相关论文
共 50 条
  • [31] An Extended Shared Logarithmic Unit for Nonlinear Function Kernel Acceleration in a 65-nm CMOS Multicore Cluster
    Gautschi, Michael
    Schaffner, Michael
    Guerkaynak, Frank K.
    Benini, Luca
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (01) : 98 - 112
  • [32] HYBRID ARCHITECTURE FOR A SINGLE-PRECISION ARITHMETIC PROCESSOR
    Jurca, Lucian
    Gontean, Aurel
    Alexa, Florin
    Vasar, Cristian
    ANNALS OF DAAAM FOR 2008 & PROCEEDINGS OF THE 19TH INTERNATIONAL DAAAM SYMPOSIUM, 2008, : 687 - 688
  • [33] A Logarithmic Approach to Energy-Efficient GPU Arithmetic for Mobile Devices
    Lastras, Miguel
    Parhami, Behrooz
    2013 ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2013, : 2177 - 2180
  • [34] A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic
    Jérémie Detrey
    Florent de Dinechin
    The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 49 : 161 - 175
  • [35] A tool for unbiased comparison between logarithmic and floating-point arithmetic
    Detrey, Jeremie
    De Dinechin, Florent
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 49 (01): : 161 - 175
  • [36] Efficient, arbitrarily high precision hardware logarithmic arithmetic for linear algebra
    Johnson, Jeff
    2020 IEEE 27TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2020, : 25 - 32
  • [37] Optimized designs of reversible arithmetic logic unit
    Bolhassani, Ali
    Haghparast, Majid
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (02) : 1137 - 1146
  • [38] A Quantum Computing Arithmetic-logic Unit
    Phillip, Bryson
    Butler, Ethan
    Ulrich, Ben
    Carroll, David
    PROCEEDINGS OF THE 2023 ACM SOUTHEAST CONFERENCE, ACMSE 2023, 2023, : 182 - 185
  • [39] One-Hot Residue Logarithmic Number Systems
    Arnold, Mark G.
    Kouretas, Ioannis
    Paliouras, Vassilis
    Morgan, Austin
    2019 IEEE 29TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS 2019), 2019, : 97 - 102
  • [40] A Monte-Carlo Floating-Point Unit for Self-Validating Arithmetic
    Yeung, Jackson H. C.
    Young, Evangeline F. Y.
    Leong, Philip H. W.
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 199 - 207
12345