Hybrid Logarithmic Number System Arithmetic Unit: A Review

被引：0
|
作者：
Ismail, R. C. [1 ]
Zakaria, M. K. [1 ]
Murad, S. A. Z. [1 ]
机构：
[1] Univ Malaysia Perlis, Sch Microelect Engn, Kangar 01000, Perlis, Malaysia
来源：
2013 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS 2013) | 2013年
关键词：
floating point; logarithmic number system; arithmetic logic unit; hybrid; FLOATING-POINT; PROCESSOR; LNS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Logarithmic number system (LNS) arithmetic has the advantages of high performance and high-precision in complex function computation. However, the large hardware problem in LNS addition/subtraction computation has made the large word-length LNS arithmetic implementation impractical. In this paper, the concept of merging the LNS and Floating Point (FLP) operation into a single arithmetic logic unit (ALU) that can execute addition/subtraction and division/multiplication more faster, precise and less complicated has been reviewed. The advantages of using hybrid system were highlighted while comparing and explaining about FLP and LNS.
引用
收藏
页码：55 / 58
页数：4
相关论文
共 50 条
  • [21] A Dual-Purpose Real/Complex Logarithmic Number System ALU
    Arnold, Mark G.
    Collange, Sylvain
    ARITH: 2009 19TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARITHMETIC, 2009, : 15 - +
  • [22] VLSI Implementation of LNS Arithmetic Unit by LUT Partitioning
    Vinod, V.
    Eswar, K.
    Vishnuvardhan, P.
    Srikanth, G.
    Ramesh, S. R.
    2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 2241 - 2245
  • [23] Low Complexity QR-Decomposition Architecture using the Logarithmic Number System
    Rust, Jochen
    Ludwig, Frank
    Paul, Steffen
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 97 - 102
  • [24] Error analysis of FIR filters implemented using logarithmic arithmetic
    Chandra, DVS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (06): : 744 - 747
  • [25] Design And Development of Efficient Reversible Floating Point Arithmetic unit
    Jain, Jenil
    Agrawal, Rahul
    2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 811 - 815
  • [26] A Novel Double Co-Transformation for a Simple and Memory Efficient Logarithmic Number System
    Basir, M. S. S. M.
    Ismail, R. C.
    Isa, M. N. M.
    2020 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2020), 2020, : 25 - 28
  • [27] High speed multiplier using high accuracy floating point logarithmic number system
    Saha, P.
    Banerjee, A.
    Dandapat, A.
    Bhattacharyya, P.
    SCIENTIA IRANICA, 2014, 21 (03) : 826 - 841
  • [28] AN ARCHITECTURE FOR ADDITION AND SUBTRACTION OF LONG WORD-LENGTH NUMBERS IN THE LOGARITHMIC NUMBER SYSTEM
    LEWIS, DM
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (11) : 1325 - 1336
  • [29] Educational issues on number representation and arithmetic in computers:: An undergraduate laboratory
    Fernández, JJ
    García, I
    Garzón, EM
    IEEE TRANSACTIONS ON EDUCATION, 2003, 46 (04) : 477 - 485
  • [30] An Extended Shared Logarithmic Unit for Nonlinear Function Kernel Acceleration in a 65-nm CMOS Multicore Cluster
    Gautschi, Michael
    Schaffner, Michael
    Guerkaynak, Frank K.
    Benini, Luca
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (01) : 98 - 112
12345