Hybrid Logarithmic Number System Arithmetic Unit: A Review

被引：0
|
作者：
Ismail, R. C. [1 ]
Zakaria, M. K. [1 ]
Murad, S. A. Z. [1 ]
机构：
[1] Univ Malaysia Perlis, Sch Microelect Engn, Kangar 01000, Perlis, Malaysia
来源：
2013 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS 2013) | 2013年
关键词：
floating point; logarithmic number system; arithmetic logic unit; hybrid; FLOATING-POINT; PROCESSOR; LNS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Logarithmic number system (LNS) arithmetic has the advantages of high performance and high-precision in complex function computation. However, the large hardware problem in LNS addition/subtraction computation has made the large word-length LNS arithmetic implementation impractical. In this paper, the concept of merging the LNS and Floating Point (FLP) operation into a single arithmetic logic unit (ALU) that can execute addition/subtraction and division/multiplication more faster, precise and less complicated has been reviewed. The advantages of using hybrid system were highlighted while comparing and explaining about FLP and LNS.
引用
收藏
页码：55 / 58
页数：4
相关论文
共 50 条
  • [11] The residue logarithmic number system: Theory and implementation
    Arnold, MG
    17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 196 - 205
  • [12] Towards a Quaternion Complex Logarithmic Number System
    Arnold, Mark G.
    Cowles, John
    Paliouras, Vassilis
    Kouretas, Ioannis
    2011 20TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH-20), 2011, : 33 - 42
  • [13] Improved Subtraction Function for Logarithmic Number System
    Ismail, R. C.
    Murad, S. A. Z.
    Hussin, R.
    Coleman, J. N.
    MALAYSIAN TECHNICAL UNIVERSITIES CONFERENCE ON ENGINEERING & TECHNOLOGY 2012 (MUCET 2012), 2013, 53 : 387 - 392
  • [14] Arithmetic on the European logarithmic microprocessor
    Coleman, JN
    Chester, EI
    Softley, CI
    Kadlec, J
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (07) : 702 - 715
  • [15] Proposal to improve data format conversions for a hybrid number system processor
    Jurca, Lucian
    Gontean, Aurel
    Alexa, Florin
    Curiac, Daniel-Ioan
    PROCEEDING OF THE 11TH WSEAS INTERNATIONAL CONFERENCE ON COMPUTERS: COMPUTER SCIENCE AND TECHNOLOGY, VOL 4, 2007, : 651 - +
  • [16] An Analog Logarithmic Number System Subtractor for Edge Detection in Logarithmic CMOS Image Sensors
    Desai, D. R.
    Hassan, F. H.
    Veillette, R. J.
    Carletta, J. E.
    SENSORS, CAMERAS, AND SYSTEMS FOR INDUSTRIAL, SCIENTIFIC, AND CONSUMER APPLICATIONS XII, 2011, 7875
  • [17] The use of hybrid logarithmic arithmetic for root raised cosine matched filters in WCDMA downlink receivers
    Litchfield, C
    Langley, RJ
    Lee, P
    Batchelor, J
    2005 IEEE Wireless Communications and Networking Conference, Vols 1-4: WCNC 2005: BROADBAND WIRELESS FOR THE MASSES READY FOR TAKE-OFF., 2005, : 596 - 600
  • [18] Implementing the Residue Logarithmic Number System Using Interpolation and Cotransformation
    Arnold, Mark G.
    Paliouras, Vassilis
    Kouretas, Ioannis
    IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (12) : 1719 - 1732
  • [19] Under- and Overflow Detection in the Residue Logarithmic Number System
    Arnold, Mark G.
    Kouretas, Ioannis
    Paliouras, Vassilis
    Cowles, John R.
    2019 IEEE 26TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2019, : 112 - 115
  • [20] Logarithmic Number System Addition-Subtraction using Fractional Normalization
    Tsiaras, Giorgos
    Paliouras, Vassilis
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
12345