System-on-a-Chip Design as a Platform for Teaching Design and Design Flow Integration

被引:3
作者
Covey, Jacob [1 ]
Johnson, Mark C. [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
来源
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI | 2019年
关键词
Design Flow; Engineering Education; Integration; Industry; System-on-Chip; VLSI;
D O I
10.1145/3299874.3318000
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The design of microelectronic systems requires integration and cooperation across multiple disciplines, but most curriculum is taught in unconnected pieces. This makes the creation of manageable projects that reflect the design experience very difficult. The System-on-a-Chip Extension Technologies (SoCET) group is an undergraduate design group modelled after industry. SoCET is a multi-semester project of primarily undergraduate students in the process of iteratively improving, prototyping, fabricating, and testing an SoC. The group recently taped out its fourth iteration of the SoC and submitted it for fabrication. Students on the SoCET team are divided into smaller groups which focus on specific SoC design tasks. These tasks are connected by a near industry grade design flow forcing students to address system and design flow integration issues. This framework enables students to approach engineering as an integrative process and learn relationships between seemingly separate disciplines.
引用
收藏
页码:249 / 253
页数:5
相关论文
共 50 条
  • [41] Optimization Approach to Design of Linear Voltage Regulators for System on Chip
    Gourary, M. M.
    Rusakov, S. G.
    Ulyanov, S. L.
    Zharov, M. M.
    2017 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON) PROCEEDINGS, 2017,
  • [42] Static Fault Analysis for Resilient System-on-Chip Design
    Lee, Seong Mo
    Lee, Seung Eun
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 5 - 6
  • [43] System-on-chip design and its transfer to microelectronics education
    Charlot, F
    MICROELECTRONICS EDUCATION, 2000, : 19 - 22
  • [44] Design of crosstalk aware energy harvesting system-on-chip
    Gogolou, Vasiliki
    Voulkidou, Andriana
    Karipidis, Savvas
    Noulis, Thomas
    Siskos, Stylianos
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 170
  • [45] A high flexibility design for clock distribution network in system on chip
    Kao, Chi-Chou
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2007, 16 (01) : 51 - 63
  • [46] A timing-driven module-based chip design flow
    Mo, F
    Brayton, RK
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 67 - 70
  • [47] Practice of Teaching Reform of Information System Design and Implementation
    Yin, Xu
    Liu, Xueifei
    Hu, Jingfan
    PROCEEDINGS OF THE 2013 THE INTERNATIONAL CONFERENCE ON EDUCATION TECHNOLOGY AND INFORMATION SYSTEM (ICETIS 2013), 2013, 65 : 716 - 719
  • [48] Design of CMOS ICs for flip-chip integration with optoelectronic device arrays
    Chandramani, P
    Kiamilev, FE
    Krishnamoorthy, AV
    Rozier, RG
    Ekman, J
    Farbarik, R
    OPTOELETRONIC INTEGRATED CIRCUITS AND PACKAGING III, 1999, 3631 : 198 - 204
  • [49] A quantitative evaluation of a Network on Chip design flow for multi-core consumer multimedia applications
    Hansson, Andreas
    Goossens, Kees
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2011, 15 (02) : 159 - 190
  • [50] Design and efficient verification of network attached system on chip devices
    Keroe, N.
    Cadek, G. R.
    Maurer, E.
    Mueller, T.
    ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2015, 132 (06): : 289 - 295