System-on-a-Chip Design as a Platform for Teaching Design and Design Flow Integration

被引:3
作者
Covey, Jacob [1 ]
Johnson, Mark C. [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
来源
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI | 2019年
关键词
Design Flow; Engineering Education; Integration; Industry; System-on-Chip; VLSI;
D O I
10.1145/3299874.3318000
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The design of microelectronic systems requires integration and cooperation across multiple disciplines, but most curriculum is taught in unconnected pieces. This makes the creation of manageable projects that reflect the design experience very difficult. The System-on-a-Chip Extension Technologies (SoCET) group is an undergraduate design group modelled after industry. SoCET is a multi-semester project of primarily undergraduate students in the process of iteratively improving, prototyping, fabricating, and testing an SoC. The group recently taped out its fourth iteration of the SoC and submitted it for fabrication. Students on the SoCET team are divided into smaller groups which focus on specific SoC design tasks. These tasks are connected by a near industry grade design flow forcing students to address system and design flow integration issues. This framework enables students to approach engineering as an integrative process and learn relationships between seemingly separate disciplines.
引用
收藏
页码:249 / 253
页数:5
相关论文
共 50 条
  • [31] The Design of Railway Information System Integration Based on IOT
    Li, Li
    Wang, Xifu
    Lei, Xiang
    MANUFACTURING PROCESS AND EQUIPMENT, PTS 1-4, 2013, 694-697 : 3336 - 3339
  • [32] The design of information system integration on the basis of chain group
    Qian, X
    Li, Y
    Liu, HY
    Li, XH
    NEW TRENDS OF INDUSTRIAL ENGINEERING AND ENGINEERING MANAGEMENT IN NEW CENTURY, 2001, : 588 - 591
  • [33] The Use of Simulation Tools in Teaching Lighting System Design
    Zafar, Nauman
    Soori, Prashant Kumar
    Vishwas, Moheet
    PROCEEDINGS OF THE 2013 IEEE 7TH INTERNATIONAL POWER ENGINEERING AND OPTIMIZATION CONFERENCE (PEOCO2013), 2013, : 459 - 463
  • [34] Design methodology for chip-on-chip applications
    Low, YL
    Frye, RC
    O'Connor, KJ
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (03): : 298 - 301
  • [35] The optimal integration strategy and authorization mechanism of AI chip with the architecture design capacity
    Li, Zhitang
    Zhang, Cuihua
    Wang, Xiaoxu
    Lyu, Ruxia
    COMPUTERS & INDUSTRIAL ENGINEERING, 2022, 168
  • [36] System-on-chip design by proof-based refinement
    Dominique Cansell
    Dominique Méry
    Cyril Proch
    International Journal on Software Tools for Technology Transfer, 2009, 11 (3) : 217 - 238
  • [37] An example of System on Chip design for biomedical applications: bruxism therapy
    Palumbo, A.
    Pace, C.
    Farella, M.
    Cocorullo, G.
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 2015 - 2017
  • [38] Design and Implementation of an OpenRISC System-on-Chip with an Encryption Peripheral
    Akcay, Latif
    Tukel, Mehmet
    Ors, Berna
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [39] Design and Implementation of Secure Cryptographic System on Chip for Internet of Things
    Lee, Bongsoo
    Lee, Il-Gu
    Kim, Myungchul
    IEEE ACCESS, 2022, 10 : 18730 - 18742
  • [40] Towards a Design Space Exploration Methodology for System-on-Chip
    Chariete, A.
    Bakhouya, M.
    Gaber, J.
    Wack, M.
    CYBERNETICS AND INFORMATION TECHNOLOGIES, 2014, 14 (01) : 101 - 111