Programmable inner-product enhanced associative processor array

被引:0
|
作者
Subhash, B [1 ]
Hariharakrishnan, K [1 ]
Schonfeld, D [1 ]
机构
[1] Univ Illinois, Chicago, IL 60612 USA
关键词
MPEG-4; DCT; CAM; real-time; application processor;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
Associative Processors have become popular because of their ability to perform parallel operations in massive scale. The use of Associative Processors especially for MPEG4/H.263 video coding was found to have low power consumption. However they lack the ability to perform computationally intensive block transforms. The paper discusses requirements for video processing and shows how Associative Processors are more suited for video coding than RISC architectures. We highlight the various drawbacks of using Associative Processors for video coding and propose a new Distributed Arithmetic based enhancement to the architecture that provides greater flexibility in the implementation of video coding algorithms. These modifications help in faster computation of DCT and simulations of the proposed enhancement show that MPEG 4 simple profile encoder can be implemented in less than 10 MIPS.
引用
收藏
页码:22 / 29
页数:8
相关论文
共 50 条
  • [1] Massively parallel inner-product array processor
    Genov, R
    Cauwenberghs, G
    IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 183 - 188
  • [2] Design of an inner-product processor for hardware realization of multi-valued exponential bidirectional associative memory
    Wang, CC
    Huang, CJ
    Chen, YP
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (11): : 1271 - 1278
  • [3] OPTICAL BIPOLAR ASSOCIATIVE MEMORY BASED ON INNER-PRODUCT SCHEME
    LIN, SM
    CHEN, CH
    OPTICS COMMUNICATIONS, 1992, 90 (4-6) : 231 - 237
  • [4] Merged inner-product processor using the modified booth algorithm
    Une unité de calcul combinée de produit scalaire utilisant un algorithme de Booth modifié
    Elguibaly, F., 2000, IEEE Canada (25)
  • [5] The implementation of an efficient and high-speed inner-product processor
    Wang, GP
    Tull, M
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1362 - 1366
  • [6] Merged inner-product processor using the modified Booth algorithm
    Elguibaly, F
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2000, 25 (04): : 133 - 139
  • [7] High-speed complex number multiplier and inner-product processor
    Tull, M
    Wang, GP
    Ozaydin, M
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 640 - 643
  • [8] HIGH-SPEED AREA-EFFICIENT INNER-PRODUCT PROCESSOR
    TAWFIK, A
    ELGUIBALY, F
    FAHMI, M
    ABDELRAHEEM, E
    AGATHOKLIS, P
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 1994, 19 (04): : 187 - 191
  • [9] DESIGN OF AN EFFICIENT VLSI INNER-PRODUCT PROCESSOR FOR REAL-TIME DSP APPLICATIONS
    AHMAD, MO
    POORNALAH, DV
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (02): : 324 - 329
  • [10] An Area and Energy Efficient Inner-Product Processor for Serial-Link Bus Architecture
    Meher, Manas Ranjan
    Jong, Ching Chuen
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (12) : 2945 - 2955