A learning scheme for hardware implementation of feedforward neural networks

被引:0
作者
Choi, MR [1 ]
机构
[1] Hanyang Univ, Dept Control & Instrumentat Engn, Ansan 425791, Kyunggi, South Korea
来源
INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOL I AND II | 1999年
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A learning scheme is proposed for hardware implementation of single-pattern and multiple-pattern learning of feedforward neural networks (FNNs). The proposed learning scheme is quite different from that for the conventional hardware implementation but quite similar to the conventional software learning approach. The proposed learning scheme is implemented by inserting switching circuits between multi-layered feedforward circuitry and learning circuitry. Learning circuitry of feedforward neural networks (FNNs) are implemented by employing MEBP (Modified Error Back-Propagation) learning rule. The proposed scheme has been implemented using conventional CMOS technology and its operation has been verified using HSPICE circuit simulator. The implemented FNNs with learning produce the output voltage, which is uniquely determined by any pair of learning input patterns. The proposed learning scheme is very suitable for the future implementation of the large-scale neural networks with learning.
引用
收藏
页码:508 / 512
页数:5
相关论文
共 6 条
[1]  
CHOI M, 1999, J HANYANG RES I IND, V2, P15
[2]  
CHOI MR, 1991, ISCAS 91 SING MAY, P1509
[3]  
CHOI MR, 1993, J ENG TECHNOL, V2, P13
[4]   HIGH-PERFORMANCE MONOLITHIC MULTIPLIER USING ACTIVE FEEDBACK [J].
GILBERT, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (06) :364-373
[5]   PROGRAMMABLE ANALOG VECTOR MATRIX MULTIPLIERS [J].
KUB, FJ ;
MOON, KK ;
MACK, IA ;
LONG, FM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) :207-214
[6]  
Rumelhart D. E., 1986, PARALLEL DISTRIBUTED, V1