An Improved RF MOSFET Model Including Scalable Gate Resistance and External Inductances

被引：0
|
作者：
Cha, Jiyong [1 ]
Cha, Jun-Young [1 ]
Jung, Dae-Hyoun [1 ]
Lee, Seonghearn [1 ]
机构：
[1] Hankuk Univ Foreign Studies, Dept Elect Engn, Kyonggi Do 449791, South Korea
来源：
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3 | 2008年
关键词：
RF CMOS; MOSFET; modeling; SPICE model; RF model; scalable model; BSIM3v3;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
RF non-quasi-static effect and interconnection delay effect are not considered in a conventional BSIM3v3 RF model. For modeling these effects, an improved RF SPICE model for 0.13 mu m MOSFET is developed by including the scalable inductances and using the gate resistance scaling equation. This improved model is validated by finding better agreements with measured S-parameters up to 40GHz at various W-u and Nf than the conventional one.
引用
收藏
页码：431 / 432
页数：2
相关论文
共 50 条
  • [21] Improved Scheme for Estimating the Embedded Gate Resistance to Reproduce SiC MOSFET Circuit Performance
    Ogawa, Shogo
    Tanaka, Taketoshi
    Nakahara, Ken
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (09) : 4743 - 4748
  • [22] Improved analog and RF performances of gate-all-around junctionless MOSFET with drain and source extensions
    Djeffal, F.
    Ferhati, H.
    Bentrcia, T.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 : 132 - 140
  • [23] An effective gate resistance model for CMOS RF and noise modeling
    Jin, XD
    Ou, JJ
    Chen, CH
    Liu, WD
    Deen, MJ
    Gray, PR
    Hu, CM
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 961 - 964
  • [24] An accurate RF CMOS gate resistance model compatible with HSPICE
    Lin, HW
    Chung, SS
    Wong, SC
    Huang, GW
    ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2004, : 227 - 230
  • [25] An Improved Parasitic Resistance Model of Nano-scale MOSFET
    Hao Xu-chun
    Dai Yue-hua
    Chen Jun-ning
    Ke Dao-ming
    Sun Jia-e
    2008 4TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-31, 2008, : 1797 - 1799
  • [26] Quantum Analytical Model for Lateral Dual Gate UTBB SOI MOSFET for Analog/RF Performance
    Arighna Basak
    Angsuman Sarkar
    Silicon, 2021, 13 : 3131 - 3139
  • [27] Quantum Analytical Model for Lateral Dual Gate UTBB SOI MOSFET for Analog/RF Performance
    Basak, Arighna
    Sarkar, Angsuman
    SILICON, 2021, 13 (09) : 3131 - 3139
  • [28] A scalable model for the substrate resistance in multi-finger RF MOSFETs
    Han, J
    Shin, H
    2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : 2105 - 2108
  • [29] Drain Current and Noise Model of Cylindrical Surrounding Double-Gate MOSFET for RF Switch
    Srivastava, Viranjay M.
    Yadav, K. S.
    Singh, G.
    INTERNATIONAL CONFERENCE ON MODELLING OPTIMIZATION AND COMPUTING, 2012, 38 : 517 - 521
  • [30] An analytical extraction method for scalable substrate resistance model in RF MOSFETs
    Kao, Shih-Piniz
    Lee, Chih-Yuan
    Wang, Chuan-Yu
    Dene, Joseph Der-Son
    Chang, Chen-Chai
    Kao, Chin-Hsing
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 441 - +
12345