Design Space Exploration with Deterministic Latency Guarantees for Crossbar MPSoC Architectures

被引:0
|
作者
Uscumlic, Bogdan [1 ]
Enrici, Andrea [1 ]
Pacalet, Renaud [2 ]
Gharbi, Amna [2 ]
Apvrille, Ludovic [2 ]
Natarianni, Lionel [1 ]
Roullet, Laurent [1 ]
机构
[1] Paris Saclay, Nokia Bell Labs, Gif Sur Yvette, France
[2] Inst Polytech Paris, Telecom Paris, LTCI, Paris, France
来源
ICC 2020 - 2020 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC) | 2020年
关键词
design space exploration; data communication; linear programming; crossbar embedded system architectures; SYSTEMS;
D O I
10.1109/icc40277.2020.9149076
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
MPSoC and NoC systems are often used in complex telecommunication systems, which in the 5G era need to enable telecommunication services with unprecedented latency characteristics. Indeed, new services emerge, needing deterministic latency guarantees with virtually no system jitter, during the lifetime of the established telecommunication service. In this work, for the first time, we propose an optimal solution for a design space exploration (DSE) optimization problem, that performs all the traditional DSE tasks, but with end-to-end deterministic latency guarantees. We focus on MPSoC or NoC architectures with crossbars, although this work can be easily extended to more complex architectures. More precisely, our contributions in this work are the following: 1) we propose a novel method for deterministic scheduling in MPSoC and NoC architectures with a crossbar; 2) we propose an optimal solution in the form of an integer linear program (ILP) for DSE problem with end-to-end deterministic latency guarantees; 3) we identify the trade-off between the latency due to the use of crossbar time slots and the application execution time at different processing elements. The numerical results suggest that the proposed deterministic scheduling method can efficiently use all 100% of the crossbar capacity, depending on available application load and system parameters.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] Accurate, Scalable and Informative Design Space Exploration for Large and Sophisticated Multi-core Oriented Architectures
    Cho, Chang-Burm
    Poe, James
    Li, Tao
    Yuan, Jingling
    2009 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), 2009, : 16 - +
  • [32] A Feedback-based Design Space Exploration Subsystem for the Automation of Architectures Synthesis on Proprietary FPGA Toolchains
    Pappalardo, Alessandro
    Natale, Giuseppe
    Santambrogio, Marco Domenico
    2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 151 - 154
  • [33] A Design Space Exploration Methodology for Allocating Task Precedence Graphs to Multi-core System Architectures
    Youness, Hassan
    Hassan, Mohamed
    Salem, Ashraf
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 260 - 263
  • [34] Interfaces for Design Space Exploration
    Garcia, Sara
    Leitao, Antonio
    CO-CREATING THE FUTURE: INCLUSION IN AND THROUGH DESIGN, ECAADE 2022, VOL 1, 2022, : 331 - 340
  • [35] Practical Design Space Exploration
    Nardi, Luigi
    Koeplinger, David
    Olukotun, Kunle
    2019 IEEE 27TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2019), 2019, : 347 - 358
  • [36] Design Space Exploration of Distributed Loop Buffer Architectures with Incompatible Loop-Nest Organisations in Embedded Systems
    Antonio Artes
    Robert Fasthuber
    Jose L. Ayala
    Praveen Raghavan
    Francky Catthoor
    Journal of Signal Processing Systems, 2013, 72 : 69 - 85
  • [37] Design Space Exploration of Distributed Loop Buffer Architectures with Incompatible Loop-Nest Organisations in Embedded Systems
    Artes, Antonio
    Fasthuber, Robert
    Ayala, Jose L.
    Raghavan, Praveen
    Catthoor, Francky
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 72 (01): : 69 - 85
  • [38] Design Space Exploration of Energy Efficient NoC- and Cache-based Many-Core Architectures
    Souza, Matheus A.
    Freitas, Henrique C.
    Mehaut, Jean-Francois
    2018 30TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2018), 2018, : 402 - 409
  • [39] IDeSyDe: Systematic Design Space Exploration via Design Space Identification
    Jordao, Rodolfo
    Becker, Matthias
    Sander, Ingo
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (05)
  • [40] Complexity Enabled Design Space Exploration
    Tamaskar, S.
    Neema, K.
    Kotegawa, T.
    DeLaurentis, D.
    2011 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2011, : 1250 - 1255