Design Space Exploration with Deterministic Latency Guarantees for Crossbar MPSoC Architectures

被引:0
|
作者
Uscumlic, Bogdan [1 ]
Enrici, Andrea [1 ]
Pacalet, Renaud [2 ]
Gharbi, Amna [2 ]
Apvrille, Ludovic [2 ]
Natarianni, Lionel [1 ]
Roullet, Laurent [1 ]
机构
[1] Paris Saclay, Nokia Bell Labs, Gif Sur Yvette, France
[2] Inst Polytech Paris, Telecom Paris, LTCI, Paris, France
来源
ICC 2020 - 2020 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC) | 2020年
关键词
design space exploration; data communication; linear programming; crossbar embedded system architectures; SYSTEMS;
D O I
10.1109/icc40277.2020.9149076
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
MPSoC and NoC systems are often used in complex telecommunication systems, which in the 5G era need to enable telecommunication services with unprecedented latency characteristics. Indeed, new services emerge, needing deterministic latency guarantees with virtually no system jitter, during the lifetime of the established telecommunication service. In this work, for the first time, we propose an optimal solution for a design space exploration (DSE) optimization problem, that performs all the traditional DSE tasks, but with end-to-end deterministic latency guarantees. We focus on MPSoC or NoC architectures with crossbars, although this work can be easily extended to more complex architectures. More precisely, our contributions in this work are the following: 1) we propose a novel method for deterministic scheduling in MPSoC and NoC architectures with a crossbar; 2) we propose an optimal solution in the form of an integer linear program (ILP) for DSE problem with end-to-end deterministic latency guarantees; 3) we identify the trade-off between the latency due to the use of crossbar time slots and the application execution time at different processing elements. The numerical results suggest that the proposed deterministic scheduling method can efficiently use all 100% of the crossbar capacity, depending on available application load and system parameters.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Design Space Exploration for Deterministic Ethernet-based Architecture of Automotive Systems
    Joshi, Prachi
    Narasimhan, Vedahari G.
    Zeng, Haibo
    Shukla, Sandeep K.
    Lin, Chung-Wei
    Yu, Huafeng
    2016 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2016, : 53 - 61
  • [22] Design Space Exploration of Stochastic Computing Architectures Implemented Using Integrated Optics
    El-Derhalli, Hassnaa
    Le Beux, Sebastien
    Tahar, Sofiene
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (04) : 2158 - 2169
  • [23] Novel Heuristic Mapping Algorithms for Design Space Exploration of Multiprocessor Embedded Architectures
    Sinaei, Sima
    Fatemi, Omid
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 801 - 804
  • [24] Datapath Optimization for Embedded Signal Processing Architectures utilizing Design Space Exploration
    Knoedtel, Johannes
    Reichenbach, Marc
    PROCEEDINGS OF SYSTEM ENGINEERING FOR CONSTRAINED EMBEDDED SYSTEMS, DRONESE AND RAPIDO 2023, 2023, : 60 - 65
  • [25] Design space exploration for partially reconfigurable architectures in real-time systems
    Duhem, Francois
    Muller, Fabrice
    Aubry, Willy
    Le Gal, Bertrand
    Negru, Daniel
    Lorenzini, Philippe
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (08) : 571 - 581
  • [26] Design Space Exploration of Latency and Bandwidth in RRAM-based Solid State Drives
    Zuolo, Lorenzo
    Zambelli, Cristian
    Micheloni, Rino
    Bates, Stephen
    Olivo, Piero
    2015 15TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2015,
  • [27] Prenaut: Design space exploration for embedded symmetric multiprocessing with various on-chip architectures
    Malazgirt, Gorker Alp
    Yurdakul, Arda
    JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 72 : 3 - 18
  • [28] Energy-Quality Scalable Design Space Exploration of Approximate FFT Hardware Architectures
    Pereira, Pedro Taua Lopes
    da Costa, Patricia Ucker Leleu
    Ferreira, Guilherme da Costa
    de Abreu, Brunno Alves
    Paim, Guilherme
    da Costa, Eduardo Antonio Cesar
    Bampi, Sergio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (11) : 4524 - 4534
  • [29] A design space exploration methodology for customizing on-chip communication architectures: Towards fractal NoCs
    Chariete, A.
    Bakhouya, M.
    Gaber, J.
    Wack, M.
    INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 158 - 172
  • [30] Tradespace exploration of in-space communications network architectures
    Davison, Peter
    Cameron, Bruce G.
    Crawley, Edward F.
    TECHNOLOGY ANALYSIS & STRATEGIC MANAGEMENT, 2017, 29 (06) : 583 - 599