Design Space Exploration with Deterministic Latency Guarantees for Crossbar MPSoC Architectures

被引:0
|
作者
Uscumlic, Bogdan [1 ]
Enrici, Andrea [1 ]
Pacalet, Renaud [2 ]
Gharbi, Amna [2 ]
Apvrille, Ludovic [2 ]
Natarianni, Lionel [1 ]
Roullet, Laurent [1 ]
机构
[1] Paris Saclay, Nokia Bell Labs, Gif Sur Yvette, France
[2] Inst Polytech Paris, Telecom Paris, LTCI, Paris, France
来源
ICC 2020 - 2020 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC) | 2020年
关键词
design space exploration; data communication; linear programming; crossbar embedded system architectures; SYSTEMS;
D O I
10.1109/icc40277.2020.9149076
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
MPSoC and NoC systems are often used in complex telecommunication systems, which in the 5G era need to enable telecommunication services with unprecedented latency characteristics. Indeed, new services emerge, needing deterministic latency guarantees with virtually no system jitter, during the lifetime of the established telecommunication service. In this work, for the first time, we propose an optimal solution for a design space exploration (DSE) optimization problem, that performs all the traditional DSE tasks, but with end-to-end deterministic latency guarantees. We focus on MPSoC or NoC architectures with crossbars, although this work can be easily extended to more complex architectures. More precisely, our contributions in this work are the following: 1) we propose a novel method for deterministic scheduling in MPSoC and NoC architectures with a crossbar; 2) we propose an optimal solution in the form of an integer linear program (ILP) for DSE problem with end-to-end deterministic latency guarantees; 3) we identify the trade-off between the latency due to the use of crossbar time slots and the application execution time at different processing elements. The numerical results suggest that the proposed deterministic scheduling method can efficiently use all 100% of the crossbar capacity, depending on available application load and system parameters.
引用
收藏
页数:7
相关论文
共 50 条
  • [11] Design Space Exploration of HW Accelerators and Network Infrastructure for FPGA-Based MPSoC
    Dammak, Bouthaina
    Baklouti, Mouna
    Alsekait, Deema
    IEEE ACCESS, 2024, 12 : 15280 - 15289
  • [12] DESIGN SPACE EXPLORATION PROBLEM FORMULATION FOR DATAFLOWPROGRAMS ON HETEROGENEOUS ARCHITECTURES
    Michalska, Malgorzata
    Zufferey, Nicolas
    Bezati, Endri
    Mattavelli, Marco
    2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), 2016, : 217 - 224
  • [13] CADSE: communication aware design space exploration for efficient run-time MPSoC management
    Amit Kumar Singh
    Akash Kumar
    Jigang Wu
    Thambipillai Srikanthan
    Frontiers of Computer Science, 2013, 7 : 416 - 430
  • [14] CADSE: communication aware design space exploration for efficient run-time MPSoC management
    Singh, Amit Kumar
    Kumar, Akash
    Wu, Jigang
    Srikanthan, Thambipillai
    FRONTIERS OF COMPUTER SCIENCE, 2013, 7 (03) : 416 - 430
  • [15] Behavioral Emulation for Scalable Design-Space Exploration of Algorithms and Architectures
    Kumar, Nalini
    Pascoe, Carlo
    Hajas, Christopher
    Lam, Herman
    Stitt, Greg
    George, Alan
    HIGH PERFORMANCE COMPUTING, ISC HIGH PERFORMANCE 2016 INTERNATIONAL WORKSHOPS, 2016, 9945 : 5 - 17
  • [16] Power/performance/thermal design-space exploration for multicore architectures
    Monchiero, Matteo
    Canal, Ramon
    Gonzalez, Antonio
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2008, 19 (05) : 666 - 681
  • [17] Design space exploration of semantic segmentation CNN SalsaNext for constrained architectures
    Renke, Oliver
    Riggers, Christoph
    Karrenbauer, Jens
    Blume, Holger
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 28 - 29
  • [18] Functional abstraction driven Design Space Exploration of heterogeneous programmable architectures
    Mishra, P
    Dutt, N
    Nicolau, A
    ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 256 - 261
  • [19] NSGA-II-Based Design Space Exploration for Energy and Throughput Aware Multicore Architectures
    Hussain, Ishfaq
    Parveen, Abida
    Ahmad, Ayaz
    Qadri, Muhammad Yasir
    Qadri, Nadia N.
    Ahmed, Jameel
    CYBERNETICS AND SYSTEMS, 2017, 48 (6-7) : 536 - 550
  • [20] Design Space Exploration of Dense and Sparse Mapping Schemes for RRAM Architectures
    Lammie, Corey
    Eshraghian, Jason K.
    Li, Chenqi
    Amirsoleimani, Amirali
    Genov, Roman
    Lu, Wei D.
    Azghadi, Mostafa Rahimi
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1107 - 1111