Design Space Exploration with Deterministic Latency Guarantees for Crossbar MPSoC Architectures

被引:0
|
作者
Uscumlic, Bogdan [1 ]
Enrici, Andrea [1 ]
Pacalet, Renaud [2 ]
Gharbi, Amna [2 ]
Apvrille, Ludovic [2 ]
Natarianni, Lionel [1 ]
Roullet, Laurent [1 ]
机构
[1] Paris Saclay, Nokia Bell Labs, Gif Sur Yvette, France
[2] Inst Polytech Paris, Telecom Paris, LTCI, Paris, France
来源
ICC 2020 - 2020 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC) | 2020年
关键词
design space exploration; data communication; linear programming; crossbar embedded system architectures; SYSTEMS;
D O I
10.1109/icc40277.2020.9149076
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
MPSoC and NoC systems are often used in complex telecommunication systems, which in the 5G era need to enable telecommunication services with unprecedented latency characteristics. Indeed, new services emerge, needing deterministic latency guarantees with virtually no system jitter, during the lifetime of the established telecommunication service. In this work, for the first time, we propose an optimal solution for a design space exploration (DSE) optimization problem, that performs all the traditional DSE tasks, but with end-to-end deterministic latency guarantees. We focus on MPSoC or NoC architectures with crossbars, although this work can be easily extended to more complex architectures. More precisely, our contributions in this work are the following: 1) we propose a novel method for deterministic scheduling in MPSoC and NoC architectures with a crossbar; 2) we propose an optimal solution in the form of an integer linear program (ILP) for DSE problem with end-to-end deterministic latency guarantees; 3) we identify the trade-off between the latency due to the use of crossbar time slots and the application execution time at different processing elements. The numerical results suggest that the proposed deterministic scheduling method can efficiently use all 100% of the crossbar capacity, depending on available application load and system parameters.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Model Driven Engineering for MPSoC Design Space Exploration
    Oliveira, Marcio F. da S.
    Briao, Eduardo W.
    Nascimento, Francisco A.
    Wagner, Flavio R.
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 81 - 86
  • [2] Design Space Exploration of Clustered Sparsely Connected MPSoC Platforms
    Frid, Nikolina
    Sruk, Vlado
    Jakobovic, Domagoj
    SENSORS, 2022, 22 (20)
  • [3] Towards a design space exploration tool for MPSoC platforms design: a case study
    Brillu, Romain
    Pillement, Sebastien
    Lemonnier, Fabrice
    Millet, Philippe
    Lenormand, Eric
    Bernot, Marc
    Falzon, Frederic
    2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 466 - 473
  • [4] Memory-aware Multiobjective Design Space Exploration of Heteregeneous MPSoC
    Frid, N.
    Sruk, V
    2018 41ST INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2018, : 861 - 866
  • [5] A Design Space Exploration Framework for Memristor-Based Crossbar Architecture
    Barbareschi, Mario
    Bosio, Alberto
    O'Connor, Ian
    Fiser, Petr
    Traiola, Marcello
    2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 38 - 43
  • [6] Formal Design Space Exploration for Memristor-based Crossbar Architecture
    Traiola, Marcello
    Barbareschi, Mario
    Bosio, Alberto
    2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS), 2017, : 145 - 150
  • [7] A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification
    Choonseung Lee
    Sungchan Kim
    Soonhoi Ha
    Journal of Signal Processing Systems, 2010, 58 : 193 - 213
  • [8] A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification
    Lee, Choonseung
    Kim, Sungchan
    Ha, Soonhoi
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 58 (02): : 193 - 213
  • [9] Design Space Exploration of RISC Architectures Using Retargetability
    Arora, Harsh
    Gupta, Abhinav
    Singhai, Raunak
    Purwar, Diptanshu
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [10] Design space exploration of HSDPA subsystem algorithms and architectures
    Ge, YQ
    Wellig, A
    Zory, J
    VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2004, : 1246 - 1250