OR-Toffoli and OR-Peres Reversible Gates

被引：1
|
作者：
Moraga, Claudio
机构：
来源：
REVERSIBLE COMPUTATION (RC 2021) | 2021年 / 12805卷
关键词：
Reversible gates; OR gates; Rewriting rules;
D O I：
10.1007/978-3-030-79837-6_17
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
The paper introduces new Toffoli and Peres reversible gates, which operate under disjunctive control, and shows their functionality based on the Barenco et al. quantum model. Both uniform and mixed polarity are considered for the controls. Rewriting rules are presented, which provide a reduction of the number of gates and quantum cost of reversible (sub) circuits using standard Toffoli or Peres gates. It is shown that in most cases a reduction in the number of CNOT gates is obtained, which is convenient when mapping reversible circuits to IBM-QX quantum computers.
引用
收藏
页码：266 / 273
页数：8
相关论文
共 50 条
  • [1] Implementation of the Toffoli and Peres reversible logic gates using magnetic skyrmions in operational gates
    Costilla, J. I.
    Alegre, J. W.
    Talledo, A.
    Pujada, B. R.
    JOURNAL OF APPLIED PHYSICS, 2023, 134 (01)
  • [2] Optimized design and investigation of novel reversible toffoli and peres gates using QCA techniques
    Patidar M.
    Kumar D.A.
    William P.
    Babu Loganathan G.
    Billah A.M.
    Manikandan G.
    Measurement: Sensors, 2024, 32
  • [3] Mixed polarity reversible Peres gates
    Moraga, C.
    ELECTRONICS LETTERS, 2014, 50 (14) : 987 - U98
  • [4] Reversible Logic Synthesis with Fredkin and Peres Gates
    Donald, James
    Jha, Niraj K.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2008, 4 (01)
  • [5] Low Quantum Cost Realization of Generalized Peres and Toffoli Gates with Multiple-Control Signals
    Szyprowski, Marek
    Kerntopf, Pawel
    2013 13TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2013, : 802 - 807
  • [6] Efficient Design of Reversible Adder and Multiplier Using Peres Gates
    Kadbe, Premanand K.
    Markande, Shriram D.
    APPLIED SCIENCES-BASEL, 2024, 14 (20):
  • [7] Deterministic approach for Bridging fault detection in Peres-Fredkin and Toffoli based Reversible circuits
    Nagamani, A. N.
    Abhishek, B.
    Agrawal, Vinod Kumar
    2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2015, : 87 - 92
  • [8] Exact Synthesis of Ternary Reversible Functions using Ternary Toffoli Gates
    Kole, Abhoy
    Rani, P. Mercy Nesa
    Datta, Kamalika
    Sengupta, Indranil
    Drechsler, Rolf
    2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017), 2017, : 179 - 184
  • [9] An Exact approach for Complete Test Set Generation of Toffoli-Fredkin-Peres based Reversible Circuits
    A. N. Nagamani
    S. Ashwin
    B. Abhishek
    V. K. Agrawal
    Journal of Electronic Testing, 2016, 32 : 175 - 196
  • [10] An Exact approach for Complete Test Set Generation of Toffoli-Fredkin-Peres based Reversible Circuits
    Nagamani, A. N.
    Ashwin, S.
    Abhishek, B.
    Agrawal, V. K.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (02): : 175 - 196
12345