Hardware design and implementation of digital controller for parallel active filters

被引:1
|
作者
Ben Othman, Slim
Braham, Ahmed
Ben Saoud, Slim
机构
关键词
FPGA implementation; digital controller; FSMD architecture; PWM module;
D O I
10.1109/DTIS.2006.1708665
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Industrial and domestic equipments actually use a large variety of electronic circuits, which have nonlinear impedance. They provide into the network non-sinusoidal currents which outcomes include higher losses for transformer or possible overheating or over-voltage. The parallel active filtering presents one of the adequate solutions to eliminate the harmonic pollution generated by inductive loads on the electrical supply networks. This paper presents the implementation of a digitally controlled parallel active filter for a three-phase rectifier with inductive load. The rapid modules of the system control, which are based on Proportional-Integral (PI) currents algorithm and Pulse Width Modulation (PWM) routine, are implemented using an FPGA platform. This paper investigates the bassband method of active compensator and describes the implementation flow of the digital control by means of the specified hardware.
引用
收藏
页码:331 / 334
页数:4
相关论文
共 50 条
  • [1] Parallel digital neural hardware for controller design
    Inst for Microelectronics Stuttgart, Stuttgart, Germany
    Math Comput Simul, 1-2 (149-160):
  • [2] Parallel digital neural hardware for controller design
    Neusser, S
    Hofflinger, B
    MATHEMATICS AND COMPUTERS IN SIMULATION, 1996, 41 (1-2) : 149 - 160
  • [3] Design Flow for Hardware Implementation of Digital Filters
    Yousefi, R.
    Ahmadi, A.
    Fakhraie, S. M.
    2008 INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS, VOLS 1 AND 2, 2008, : 586 - 591
  • [4] Digital Hardware Implementation of an Active Disturbance Rejection Controller for a Highly Dynamic Parallel Orientation Manipulator
    Rahman, Taufiqur
    Hicks, Dion
    Hossain, M. Raju
    Krouglicof, Nicholas
    2014 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION (ICRA), 2014, : 5750 - 5757
  • [5] Design and FPGA implementation of a structure of evolutionary digital filters for hardware implementation
    Abe, M
    Arai, H
    Kawamata, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 528 - 531
  • [6] Hardware implementation of evolutionary digital filters
    Abe, M
    Kawamata, M
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 393 - 396
  • [7] A parallel arithmetic for hardware realization of digital filters
    Fan, Chunxiao
    Li, Fu
    Cao, Xin
    Qian, Biao
    Song, Peipei
    MICROELECTRONICS JOURNAL, 2019, 83 : 131 - 136
  • [8] Fuzzy controller hardware design and implementation
    Chang, JX
    Lan, HX
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 321 - 324
  • [9] Design and fully digital control of parallel active filters for thyristor rectifiers
    Buso, S
    Malesani, L
    Mattavelli, P
    Veronese, R
    IAS '97 - CONFERENCE RECORD OF THE 1997 IEEE INDUSTRY APPLICATIONS CONFERENCE / THIRTY-SECOND IAS ANNUAL MEETING, VOLS 1-3, 1997, : 1360 - 1367
  • [10] Digital implementation of a DC bus voltage controller for four-wire active filters
    Soares, V.
    Verdelho, P.
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 5160 - +